IP Library Granted Patent US 7,084,509
Granted Patent B2
US 7,084,509 · App. 10/263,909 · Granted Aug 1, 2006

Electronic package with filled blinds vias

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,084,509
App. No.
10/263,909
Granted
Aug 1, 2006
Kind
B2
Abstract

The density of electronic packaging and the electrical reliability of the sub-assemblies utilizing stacked blind vias are improved by providing a blind, landless via in a first dielectric layer laminated to a conductive metal core serving as a ground plane or a power plane. A hole is provided through the dielectric layer extending to the core. A metal, such as copper, is deposited electrolytically using the metal core as the cathode, or electrolessly without seeding into the hole. The metal is deposited on the core and progressively builds in the hole to the depth required for the via. A second dielectric layer is laminated to the first, and is provided with a second layer blind via aligned with the first via. This second via may be formed by conventional plating techniques. Multiple dielectric layers with stacked blind vias can be assembled in this manner.

Claims (16)

1. For use in a circuit assembly, a stacked sub-assembly comprising:

a) a conductive metal plane selected from the group consisting of a ground plane and a power plane and comprising a conductive metal core;

b) a first dielectric layer having a first surface laminated to said core;

c) a first landless blind via extending through the dielectric layer to a surface of the core, said via completely filled with a conductive metal from the core, said conductive metal in electrical contact with the core, and

d) a second dielectric layer laminated to the first dielectric layer and including a second blind via aligned with the first blind via and having a base in contact with the first blind via.

2. The stacked sub-assembly according to claim 1 wherein the first blind via is larger in cross section than said base of the second via.

3. The stacked sub-assembly according to claim 1 wherein the first blind via includes a contact pad on a second surface of the first dielectric layer, the second dielectric layer is laminated to said second surface of the first dielectric layer, and the second layer blind via is aligned with the first blind via and has a base in contact with the contact pad.

4. The stacked sub-assembly according to claim 3 wherein the first blind via is smaller in diameter than said base of the second layer via, and the contact pad is larger than said base.

5. The stacked sub-assembly according to claim 1 wherein the metal in the first blind via is copper that has a nearly equiaxial fine grained structure and mechanical properties including an elongation between about 10% and about 20% and an ultimate tensile strength of between about 30,000 psi and about 50,000 psi.

6. The stacked sub-assembly according to claim 1 wherein the deposited metal is selected from the group consisting of copper, nickel, gold, palladium and alloys thereof.

7. An electronic sub-assembly comprising a conductive metal plane selected from the group consisting of a ground plane and a power plane and comprising a conductive metal core laminated to a first dielectric layer containing a first blind via, and a second dielectric layer contiguous to the first dielectric layer, and containing a second blind via stacked on the first blind via, The second blind via including a base in contact with the first blind via, wherein the first blind via is larger in cross section than said base of the second layer via, wherein electrical continuity is established from the second layer via through the first via to the core, the sub-assembly made according to the method of:

a) preparing a contaminant-free hole in the first dielectric layer terminating at the surface of the core;

b) depositing copper in the prepared hole solely on and building up from the surface of the metal core without depositing on the wall of the hole to form a completely filled landless blind via contacting the base of the second layer via, said copper having a nearly equiaxial fine grained structure and mechanical properties including an elongation between about 10% and about 20% and an ultimate tensile strength of between about 30,000 psi and about 50,000 psi; and

c) laminating the second dielectric layer to the first dielectric layer, whereby the second layer via is aligned with the first blind via.

8. The sub-assembly according to claim 7 wherein a contact pad is deposited on the second surface of the first dielectric layer and covers the first blind via, the second layer via is aligned with the first blind via and has a base in contact with the contact pad, the first blind via being smaller in cross section than said base of the second layer via, and the contact pad being larger than said base.

9. The sub-assembly according to claim 7 wherein the core is a conductive layer that is made a cathode in an acid copper electroplating bath, and copper is electroplated into the hole to plate solely from the core to form the filled blind via.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Jun 11, 2020
From: ROYAL BANK OF CANADA
To: TESSERA, INC.; INVENSAS BONDING TECHNOLOGIES, INC. (F/K/A ZIPTRONIX, INC.); FOTONATION CORPORATION (F/K/A DIGITALOPTICS CORPORATION AND F/K/A DIGITALOPTICS CORPORATION MEMS); INVENSAS CORPORATION; TESSERA ADVANCED TECHNOLOGIES, INC; DTS, INC.; DTS LLC; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
Reel/Frame 052920/0001 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
SECURITY INTEREST Recorded Dec 2, 2016
From: INVENSAS CORPORATION; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; ZIPTRONIX, INC.; DIGITALOPTICS CORPORATION; DIGITALOPTICS CORPORATION MEMS; DTS, LLC; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: ROYAL BANK OF CANADA, AS COLLATERAL AGENT
Reel/Frame 040797/0001 →
CHANGE OF NAME Recorded Jun 8, 2011
From: TESSERA INTELLECTUAL PROPERTIES, INC.
To: INVENSAS CORPORATION
Reel/Frame 026423/0286 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 14, 2010
From: INTERNATIONAL BUSINESS MACHINES CORPORATION
To: TESSERA INTELLECTUAL PROPERTIES, INC.
Reel/Frame 023796/0685 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 3, 2002
From: EGITTO, FRANK D.; FOSTER, ELIZABETH; GALASCO, RAYMOND T.; MARKOVICH, VOYA R.; NGUYEN, MANH-QUAN TAM
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 013384/0469 →