IP Library Granted Patent US 7,117,300
Granted Patent B1
US 7,117,300 · App. 10/281,814 · Granted Oct 3, 2006

Method and apparatus for restricted search operation in content addressable memory (CAM) devices

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,117,300
App. No.
10/281,814
Granted
Oct 3, 2006
Kind
B1
Abstract

According to an embodiment, a content addressable memory (CAM) device ( 104 ) may be capable of executing a “restricted” search operation. A restricted search operation (an “explore” or “search beyond” operation) may compare only a portion of the CAM entries to a search key device. Preferably, a restricted search operation may restrict searches to entries having an index value greater than a received search index value.

Claims (34)

1. In a content addressable memory (CAM) device having a plurality of CAM entries, a search method, comprising the steps of:

searching at least one portion of the CAM entries according to a CAM entry identifier that distinguishes the at least one portion of the CAM entries from another different portion of the CAM entries, the CAM entry identifier corresponding to a CAM entry having a data value that matched a search key value in a previous search operation;

generating match results for entries in the at least one portion that match an applied search key value; and

searching a second portion of the CAM entries that has fewer entries than the at least one portion of the CAM entries, the second portion being determined according to a highest priority match result from the generated match results.

2. The search method of claim 1 , wherein:

the CAM entry identifier comprises a search index value corresponding to a CAM entry.

3. The search method of claim 2 , wherein:

searching the at least one portion includes searching with a search key value that is compared to data values in the CAM entries.

4. The search method of claim 2 , wherein:

the portions of the CAM entries include a first portion having corresponding index values that are of a higher priority than the search index value, and a second portion with corresponding index values that are of a lower priority than the search index value.

5. The search method of claim 1 , wherein:

searching the at least one portion of the CAM entries further includes:

comparing a search information value with a section information value associated with the at least one portion of the CAM entries to generate an enable result, and

searching the at least one portion with a search key value when the enable result has a predetermined value.

6. The search method of claim 5 , wherein:

the enable result is selected from the group consisting of: equal to, less than, greater than, less than or equal to, or greater than or equal to.

7. The search method of claim 5 , wherein;

the search information value includes a search priority value and the section information value includes a programmable priority value that indicates a priority of the at least one portion with respect to other portions of the CAM entries.

8. The search method of claim 7 , wherein:

the search information value further includes a search number value and the section information value further includes a section number value that is different for each portion of the CAM entries.

9. The search method of claim 1 , further including:

the entries of the at least one portion of the CAM having a priority with respect to one another; and

generating a new CAM entry identifier that corresponds to a highest priority matching entry in the at least one portion of CAM entries.

10. A content addressable memory (CAM) device, comprising:

an entry disable circuit coupled to a plurality of CAM entries that selectively disables a portion of the CAM entries according to an entry identifier corresponding to one of the CAM entries, the entry disable circuit providing an enable signal to each CAM entry and further including a string decoder that deactivates enable signals for one portion of the CAM entries and activates the enable signals for a different portion of the CAM entries according to an activated address line; and

a priority encoder that generates an index value for a highest priority enabled CAM entry having data that matches an applied search key.

11. The CAM device of claim 10 , wherein:

the entry identifier corresponds to one of the index values.

12. The CAM device of claim 10 , wherein:

each CAM entry is accessible according to a CAM address;

the entry identifier comprises one of the CAM addresses; and

the entry disable circuit includes a CAM address decoder that activates different predetermined address lines in response to each CAM address.

13. The CAM device of claim 10 , further including:

an enable circuit that compares a section value associated with the plurality of CAM entries to a search related value to generate an enable result.

Assignments (10)
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 16, 2015
From: NETLOGIC I LLC
To: BROADCOM CORPORATION
Reel/Frame 035443/0763 →
CHANGE OF NAME Recorded Apr 16, 2015
From: NETLOGIC MICROSYSTEMS, INC.
To: NETLOGIC I LLC
Reel/Frame 035443/0824 →
RELEASE OF SECURITY INTEREST Recorded Aug 30, 2011
From: SILICON VALLEY BANK
To: NETLOGIC MICROSYSTEMS, INC.; NETLOGIC MICROSYSTEMS INTERNATIONAL LIMITED; NETLOGIC MICROSYSTEMS CAYMANS LIMITED
Reel/Frame 026830/0141 →
SECURITY AGREEMENT Recorded Jul 17, 2009
From: NETLOGIC MICROSYSTEMS, INC.; NETLOGIC MICROSYSTEMS INTERNATIONAL LIMITED; NETLOGIC MICROSYSTEMS CAYMANS LIMITED
To: SILICON VALLEY BANK
Reel/Frame 022973/0710 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 26, 2007
From: CYPRESS SEMICONDUCTOR CORPORATION
To: NETLOGIC MICROSYSTEMS, INC.
Reel/Frame 018961/0327 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 28, 2006
From: CYPRESS SEMICONDUCTOR CORPORATION
To: NETLOGIC MICROSYSTEMS, INC.
Reel/Frame 017379/0729 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2003
From: JAMES, DAVID V.; RAJAMANICKAM, JAGADEESAN; STEPHENS, MICHAEL C. JR.
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 014603/0440 →