IP Library Granted Patent US 6,924,886
Granted Patent B2
US 6,924,886 · App. 10/330,175 · Granted Aug 2, 2005

Method for detecting flare noise of semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,924,886
App. No.
10/330,175
Granted
Aug 2, 2005
Kind
B2
Abstract

A method for instantaneously detecting flare noise within patterns of the semiconductor device, which includes the steps of preparing a mask having a plurality of exposed areas having different light energy levels when being photo exposed and providing a plurality of dummy patterns with different sizes for detecting flare noises in each exposed area; forming dummy patterns on a wafer through a photolithography process with the mask; and detecting the flare noise by comparing the dummy patterns in each exposed area with an optical microscope.

Claims (11)

1. A method for detecting flare noise in a semiconductor device, comprising the steps of:

preparing a mask having a plurality of light-exposed areas and a plurality of light-blocking patterns with different sizes for detecting flare noises on each of the light-exposed areas;

projecting the plurality of light-blocking patterns on a wafer by performing a photolithography process with the mask;

preparing a first relation between the flare noise and a fitting coefficient according to a size of a light-blocking pattern which is disappeared or about to be disappeared at a specific light energy; and

determining the flare noise according to the fitting coefficient determined by the first relation.

2. The method as recited in claim 1 , wherein light energy of incident light for each of the light-exposed areas varies in accordance with the number of superposed shots, at the step of projecting the plurality of light-blocking patterns onto the wafer.

3. The method as recited in claim 2 , wherein the area with the superposed shots includes a scribe lane.

4. The method as recited in claim 1 , wherein each of the plurality of light-blocking patterns is formed in the shape of a square.

5. The method as recited in claim 1 , wherein the step of preparing the first relation includes the steps of:

preparing a second relation between the light energy, and the fitting coefficient according to the sizes of the light-blocking patterns which have disappeared or are about to disappear at different light energies,

determining the fitting coefficient based on the second relation by finding the size of the light-blocking pattern which is disappeared or about to be disappeared at the specific light energy.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2020
From: MAGNACHIP SEMICONDUCTOR, LTD.
To: KEY FOUNDRY CO., LTD.
Reel/Frame 053703/0227 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY ADDRESS PREVIOUSLY RECORDED AT REEL: 024563 FRAME: 0807. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE BY SECURED PARTY. Recorded Nov 25, 2014
From: US BANK NATIONAL ASSOCIATION
To: MAGNACHIP SEMICONDUCTOR LTD.
Reel/Frame 034469/0001 →
RELEASE OF SECURITY INTEREST Recorded Jun 22, 2010
From: U.S. BANK NATIONAL ASSOCIATION
To: MAGNACHIP SEMICONDUCTOR LTD.
Reel/Frame 024563/0807 →