IP Library Granted Patent US 7,279,787
Granted Patent B1
US 7,279,787 · App. 10/330,234 · Granted Oct 9, 2007

Microelectronic complex having clustered conductive members

Assignee: Richard S. Norman
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,279,787
App. No.
10/330,234
Granted
Oct 9, 2007
Kind
B1
Abstract

A microelectronic complex including a body of semi-conductor material containing an integrated circuit, and a plurality of contact pads on the body for receiving signal conducting members for connection to an external substrate. The contact pads allow signals to be exchanged between the integrated circuit and the external substrate via the signal conducting members. A majority of the contact pads are disposed on the body of the microelectronic complex according to a configuration whereby the stress effects on the signal conducting members caused by thermal expansion mismatch between the microelectronic complex and the external substrate are minimized. In a specific configuration, a majority of the contact pads form a cluster circumscribing a predetermined area of the microelectronic complex body, whereby the cluster is characterized by a minimum inter-pad distance among the majority of contact pads on the body of the microelectronic complex.

Claims (29)

1. A combination, comprising:

a) a substrate;

b) a microelectronic complex including a body of semi-conductor material containing an integrated circuit, said body having a first area;

c) a plurality of signal conducting members on said body for connecting said microelectronic complex to said substrate, said signal conducting members allowing signals to be exchanged between said integrated circuit and said substrate, a majority of said signal conducting members being disposed on said body to form a cluster circumscribing a second area of said body, said second area being less than one quarter of said first area such that stress effects on said signal conducting members caused by thermal expansion mismatch between said microelectronic complex and said substrate are significantly reduced.

2. A combination as defined in claim 1 , wherein said second area is smaller than 900 mm 2 .

3. A combination as defined in claim 1 , wherein said cluster is characterized by a reduced inter-pad distance among said majority of contact pads on the body of said microelectronic complex.

4. A combination as defined in claim 1 , wherein said cluster is characterized by a minimum inter-pad distance among said majority of contact pads on the body of said microelectronic complex.

5. A combination as defined in claim 1 , wherein said body has a central portion, said cluster being located at said central portion.

6. A combination as defined in claim 1 , wherein said body includes a periphery, said cluster being adjacent said periphery.

7. A combination as defined in claim 1 , wherein said combination includes a support unit for supporting a major portion of said body of semi-conductor material.

8. A combination as defined in claim 7 , wherein said support unit includes a package of material within which said microelectronic complex is hermetically sealed, said signal conducting members extending through said package for connecting said microelectronic complex to said substrate, said package containing a quantity of heat conducting fluid for surrounding at least a major portion of said body of semi-conductor material.

9. A combination as defined in claim 8 , wherein said heat conducting fluid is silicon grease.

10. A combination as defined in claim 8 , wherein the material of said package is ceramic.

11. A combination as defined in claim 2 , wherein said signal conducting members are selected from the group consisting of pins, wires and connectors.

12. A combination as defined in claim 2 , wherein said microelectronic complex comprises a wafer.

13. A combination as defined in claim 2 , wherein said substrate comprises a circuit board.

14. A combination as defined in claim 1 , wherein said second area is less than 12.5% of the first area.

15. A combination as defined in claim 1 , wherein said second area is less than 2.5% of the first area.

16. A combination as defined in claim 1 , wherein said majority is more than 50%.

17. A combination as defined in claim 1 , wherein said majority is more than 75%.

18. A combination, comprising:

a) a substrate;

b) a microelectronic complex including a body of semi-conductor material containing an integrated circuit, said body having a first area;

c) a plurality of signal conducting members on said body for connecting said microelectronic complex to said substrate, said signal conducting members allowing signals to be exchanged between said integrated circuit and said substrate, more than 75% of said signal conducting members being disposed on said body to form a cluster circumscribing a second area of said body, said second area being less than half of said first area such that stress effects on said signal conducting members caused by thermal expansion mismatch between said microelectronic complex and said substrate are significantly reduced.

19. A combination, comprising:

a) a substrate;

b) a microelectronic complex including a body of semi-conductor material containing a plurality of functional modules;

c) a cluster of signal conducting members on said body for connecting said microelectronic complex to said substrate, said signal conducting members allowing signals to be exchanged between said functional modules and said substrate;

d) wherein the two furthest-spaced-apart signal conducting members in the cluster are more closely spaced than the two furthest-spaced-apart functional modules of the body.

Assignments (6)
MERGER Recorded Jan 22, 2016
From: EFFACED TECHNOLOGIES LLC
To: XENOGENIC DEVELOPMENT LIMITED LIABILITY COMPANY
Reel/Frame 037563/0500 →
ASSIGNMENT EFFECTIVE 11/30/2011 Recorded Apr 27, 2012
From: NORMAN, RICHARD
To: GESTION TECHNOCAP, INC.
Reel/Frame 028118/0201 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2012
From: GESTION TECHNOCAP INC.
To: EFFACED TECHNOLOGIES LLC
Reel/Frame 028122/0280 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2004
From: 4198638 CANADA INC.
To: NORMAN, RICHARD S.
Reel/Frame 015981/0965 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2004
From: HYPERCHIP INC.
To: 4198638 CANADA INC.
Reel/Frame 015983/0675 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 30, 2002
From: NORMAN, RICHARD S.; CHAMBERLAIN, DAVID
To: HYPERCHIP, INC.
Reel/Frame 013621/0920 →
Continuity (1)
Provisional Application 6034321900 · Dec 31, 2001