IP Library Granted Patent US 7,263,336
Granted Patent B2
US 7,263,336 · App. 10/331,603 · Granted Aug 28, 2007

Device, system and method to provide different bias voltages and common tuning voltage

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,263,336
App. No.
10/331,603
Granted
Aug 28, 2007
Kind
B2
Abstract

In some embodiments of the present invention, multiple voltage controlled capacitor branches may be employed in a tuning circuit. Each of the multiple voltage controlled capacitors branches may be set to somewhat apart resonance frequency so that a composite resonance derivative curve forms an equi-ripple curve with an improved tuning sensitivity linearization.

Claims (33)

1. A method comprising:

providing different bias voltages to at least first and second, different, branches of voltage-controlled capacitors in a tuning circuit, by passing a current through a voltage splitter arrangement having a plurality of resistors, and

providing a common tuning voltage to said different branches to shift a working point of a gate of a first voltage controlled capacitor of said first branch relative to a working point of a gate of a second voltage controlled capacitor of said second branch.

2. The method of claim 1 , wherein said voltage-controlled capacitors are metal-oxide semiconductor field-effect-transistor voltage-controlled capacitors.

3. The method of claim 1 , further comprising providing different bias voltages to achieve a desired derivative-of-tuning-frequency of a tuning voltage graph of said tuning circuit.

4. The method of claim 3 , comprising providing different bias voltages to achieve an equi-ripple derivative-of-tuning-frequency of said tuning voltage graph.

5. The method of claim 1 further comprising providing said different bias voltages evenly shifted from each other.

6. The method of claim 1 further comprising providing said different bias voltages to compensate for temperature variance in said tuning circuit.

7. A tuning circuit comprising:

a first branch comprising an inductor;

a second and a third branches,

wherein the second branch comprises a first voltage controlled capacitor and biased by a first bias voltage and the third branch comprises a second voltage controlled capacitor and biased by a second bias voltage; and

a voltage splitter arrangement having a plurality of resistors to provide said first and second bias voltages; and

a control voltage terminal common to said three branches,

wherein the control voltage terminal is to shift a working point of a gate of said first voltage controlled capacitor relative to a working point of a gate of said second voltage controlled capacitor.

8. The tuning circuit of claim 7 wherein said second and third branches are provided with a common tuning voltage.

9. The tuning circuit of claim 7 wherein said voltage controlled capacitors are metal-oxide semiconductor field-effect-transistor voltage controlled capacitors.

10. The tuning circuit of claim 7 , wherein said bias voltages are selected to achieve a desired derivative-of-tuning-frequency to—said of a tuning voltage graph of said tuning circuit.

11. The tuning circuit of claim 10 , wherein said bias voltages are selected to achieve an equi-ripple derivative-of-tuning-frequency of said tuning voltage graph.

12. The tuning circuit of claim 7 , wherein said bias voltages are evenly shifted from each other.

13. The tuning circuit of claim 7 , wherein said bias voltages are evenly shifted from each other, and wherein said tuning circuit is in operable connection with an amplification unit.

14. The tuning circuit of claim 7 , wherein said voltage controlled capacitors are metal-oxide semiconductor field-effect-transistor voltage-controlled capacitors, and wherein said tuning circuit is in operable connection with an amplification unit.

15. The tuning circuit of claim 7 , wherein said voltage controlled capacitors are metal-oxide semiconductor field-effect-transistor voltage controlled capacitors, and wherein said tuning circuit is a tuner unit tuning circuit.

16. The tuning circuit of claim 7 , wherein said voltage controlled capacitors are provided with common tuning voltage.

17. A filter comprising:

at least one inductor device,

a voltage splitter arrangement having a plurality of resistors to provide first and second bias voltages, and

at least first and second branches each having at least one voltage controlled capacitor, and

a control voltage terminal common to said at least first and second branches,

wherein the control voltage terminal is to shift a working point of a gate of a first voltage controlled capacitor of the first branch relative to a working point of a gate of a second voltage controlled capacitor of a second branch,

wherein said first and second voltage controlled capacitors are biased by said first and second bias voltages, respectively.

18. The filter of claim 17 , wherein said at least two branches are provided with the same tuning voltage.

19. The filter of claim 17 , wherein said voltage controlled capacitors are metal-oxide semiconductor field-effect-transistor voltage controlled capacitors.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 15, 2006
From: INTEL CORPORATION
To: MARVELL INTERNATIONAL LTD.
Reel/Frame 018515/0817 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 8, 2003
From: D.S.P.C. TECHNOLOGIES LTD.
To: INTEL CORPORATION
Reel/Frame 014047/0317 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2002
From: ZIPPER, ELIAV; GORDON, MEIR
To: D.S.P.C. TECHNOLOGIES LTD.
Reel/Frame 013629/0859 →