Patent Application
Utility
App. No. 10/331,874
· Confirmation No. 5717
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD OF THAT
Inventor:
Toshio Miyamoto
Patent Expired Due to NonPayment of Maintenance Fees Under 37 CFR 1.362
View Patent ↗
View Publication ↗
|
⬇ PDF
|
Code | Description | Pages | ||
|---|---|---|---|---|---|
| 2003-09-03 | IFEE |
Issue Fee Payment (PTO-85B) | 1 | View | |
| 2002-12-31 | TRNA |
Transmittal of New Application | 2 | View | |
| 2002-12-31 | A.PE |
Preliminary Amendment | 2 | View | |
| 2002-12-31 | SPEC |
Specification | 34 | View | |
| 2002-12-31 | CLM |
Claims | 9 | View | |
| 2002-12-31 | ABST |
Abstract | 1 | View | |
| 2002-12-31 | DRW |
Drawings-only black and white line drawings | 19 | View | |
| 2002-12-31 | OATH |
Oath or Declaration filed | 3 | View |
Inventors
Toshio Miyamoto
Kokubunji, JAPAN
Attorneys & Agents of Record
Classification
USPC
438/613
H10P14/47
H10W72/071
H10W72/01225
H10W72/983
H10W72/952
H10W72/234
H10W72/255
H10W20/081
H10W72/90
H10W72/07254
H10W72/222
H10P14/46
H10W72/019
H10W72/9415
H10W72/223
H10W72/244
H10W70/60
H10W72/5524
H10W72/252
Prosecution
- Examiner
- SARKAR, ASOK K
- Art Unit
- 2829
- Customer No.
- 20457
- Docket No.
- 843.39875VV2
- Confirmation No.
- 5717
Foreign Priority
2000-070319
·
2000-03-14
·
JAPAN
2001-004838
·
2001-01-12
·
JAPAN
Publication
- Pub. No.
- US20030124830A1
- Pub. Date
- 2003-07-03
Patent Term Adjustment
0days
MERGER AND CHANGE OF NAME
Recorded 2010-09-09
from
HITACHI, LTD.
ASSIGNMENT OF ASSIGNOR'S INTEREST
Recorded 2003-09-26
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this application's details
Quick Facts
- App. No.
- 10/331,874
- Filed
- 2002-12-31
- Granted
- 2003-12-02
- Pub. No.
- US20030124830A1
- Examiner
- SARKAR, ASOK K
- Art Unit
- 2829
- PTA
- 0 days
External Links