Method and system for implementing a conditional one's complement of partial address
View Patent ↗Provided is a system and method for a modem including one or more processing paths. Also included is a number of interconnected modules sequentially arrayed along the one or more paths. Each module is configured to (i) process signals passed along the paths in accordance with the sequence and (ii) implement predetermined functions to perform the processing. Further, each of the modules has a particular degree of functional programmability and the degrees of functional programmability monotonically vary in accordance with the sequence.
1. A circuit, comprising:
a fast fourier transform (FFT) address generator configured to produce a complex FET address sequence, the complex FFT address sequence having fixed offsets; and
a conversion mechanism configured to (i) receive the complex FFT address sequence and (ii) convert the received sequence into an address sequence having varying offsets, wherein the offsets vary in a decreasing direction.
2. The circuit of claim 1 , wherein the circuit is included in a modem.
3. The circuit of claim 2 , wherein the modem is an asymmetric digital subscriber line (ADSL) modem.
4. The circuit of claim 1 , wherein the conversion mechanism is an FFT post-processing module.
5. The circuit of claim 1 , wherein the conversion mechanism performs the converting in lieu of FFT-post-processing.
6. The circuit of claim 1 , wherein the conversion mechanism includes:
a logic gate having first and second input ports and an output port, the first input port being coupled to an address generator output port, the output port being configured to output the address sequence having the varying offsets; and
a mask generator having a third input port and an output port, the third input port being coupled to the address generator output port, and the mask generator output port being coupled to the second input.
7. The circuit claim 6 , wherein the logic gate is an exclusive OR gate.
8. A method for determining a fast fourier transform (FFT) post processing address sequence of an N-point FFT in a digital signal processor, the method comprising:
producing a complex FFT address sequence in response to N received complex FFT input samples, the complex FFT address sequence being representative of N/2 output address pairs having fixed offsets, the sequence including a bit stream having (n) data bits representative of a memory address of the output pairs, (N) being equal to 2^(n);
selecting particular ones of the data bits for complementing; and
performing an arithmetic operation between the selected particular ones of the bits and the complex FFT address sequence, the complement operation producing output address pairs having un-fixed offsets.
9. The method of claim 8 , wherein the particular ones of the data bits include an (n− 1 ) least significant bit (LSB).
10. The method of claim 9 , wherein an LSB address[ 0 ] is 1.
11. The method of claim 8 , wherein selecting is implemented based upon a masking operation.
12. The method of claim 8 , wherein the arithmetic operation is a one's complement operation.
13. An apparatus for determining a fast fourier transform (FFT) post processing address sequence of an N-point FFT in a digital signal processor, the apparatus comprising:
means for producing a complex FFT address sequence in response to N received complex FFT input samples, the complex FFT address sequence being representative of (N/2) output address pairs having fixed offsets, the sequence including a bit stream having (n) data bits representative of a memory address of the output pairs, (N) being equal to 2^n;
means for selecting particular ones of the data bits for complementing; and
means for performing a arithmetic operation between the selected particular ones of the bits and the complex FFT address sequence, the complement operation producing output address pairs having un-fixed offsets.
14. The apparatus of claim 13 , wherein the particular ones of the data bits include an (n− 1 ) least significant bit (LSB).
15. The apparatus of claim 13 , wherein an LSB address[ 0 ] is 1.
16. The apparatus of claim 13 , wherein the selecting is implemented based upon a masking operation.
17. The apparatus of claim 13 , wherein the arithmetic operation is a one's complement operation.