IP Library Granted Patent US 7,088,351
Granted Patent B2
US 7,088,351 · App. 10/385,087 · Granted Aug 8, 2006

Real time image enhancement with adaptive noise reduction and edge detection

Assignee: LSI Logic Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,088,351
App. No.
10/385,087
Granted
Aug 8, 2006
Kind
B2
Abstract

Systems and methods for controlling a display device include receiving a source video signal from a video source; storing video pixels in one or more line buffers; enhancing the video signal on the fly using data stored in the line buffers; if image enhancement is not necessary, rendering the source video signal and otherwise rendering the enhanced video signal.

Claims (32)

1. A method for controlling a display device, comprising:

receiving a source video signal from a video source;

storing video pixels of the source video signal in one or more line buffers;

generating an enhanced video signal on the fly using data stored in the one or more line buffers;

generating a control signal in response to noise/edge detection performed using the stored data in the one or more line buffers; and

multiplexing the source video signal and the enhanced video signal in response to the control signal.

2. The method of claim 1 , wherein generating the enhanced video signal comprises minimizing noise artifacts.

3. The method of claim 1 , wherein generating the enhanced video signal comprises sharpening or unsharpening the source video signal.

4. The method of claim 1 , wherein generating the enhanced video signal comprises digitally filtering the source video signal.

5. The method of claim 1 , further comprising reading multiple vertical pixels simultaneously.

6. The method of claim 1 , wherein the noise/edge detection comprises detecting an edge using multiple vertical pixels.

7. The method of claim 6 , wherein the edge on an object in a picture is detected by applying predetermined weights on a plurality of directions.

8. The method of claim 7 , wherein the directions are selected from the group consisting of top, bottom, left, right, top right, top left, bottom right, and bottom left.

9. The method of claim 1 , further comprising post-processing on video data going to the display device.

10. The method of claim 9 , wherein said post-processing comprises adjusting contrast, adjusting brightness, adjusting hue and saturation, reducing noise, performing gamma correction, or enhancing a video image.

11. A system for controlling a display device, comprising:

means for receiving a source video signal from a video source;

means for storing video pixels in one or more line buffers;

means for generating an enhance video signal on the fly using data stored in the one or more line buffers;

means for generating a control signal in response to noise/edge detection performed using the stored data in the one or more line buffers; and means for multiplexing the source video signal and the enhanced video signal in response to the control signal.

12. The system of claim 11 , wherein generating the enhanced video signal comprises minimizing noise artifacts.

13. The system of claim 11 , wherein generating the enhanced video signal comprises sharpening or unsharpening the video signal.

14. A liquid crystal display (LCD) controller, comprising:

a buffer to receive image data, the buffer having a fullness measure;

a buffer controller coupled to the buffer to snoop the fullness of the buffer, compare the fullness to an LCD horizontal sync (HSYNC) signal, and adjust the HSYNC period to avoid buffer overflow or underflow; and

a circuit coupled to the controller to minimize noise and to sharpen the image data.

15. The LCD controller of claim 14 , wherein circuit is configured to digitally filter the image data.

16. The LCD controller of claim 14 , wherein the circuit is configured to read multiple vertical pixels simultaneously.

17. The LCD controller of claim 14 , wherein the circuit is configured to detect an edge from multiple vertical pixels.

18. The LCD controller of claim 17 , wherein the circuit is further configured to detect the edge on an object in a picture by applying predetermined weights on a plurality of directions.

19. The LCD controller of claim 18 , wherein the predetermined weights are applied to directions selected from the group consisting of top, bottom, left, right, top right, top left, bottom right, and bottom left for each pixel.

20. The LCD controller of claim 14 , further comprising a post-processing block configured to present video data to the display device.

Assignments (12)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032856-0031) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: LSI CORPORATION; AGERE SYSTEMS LLC
Reel/Frame 037684/0039 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 3, 2015
From: LSI CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 035390/0388 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: LSI CORPORATION; AGERE SYSTEMS LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032856/0031 →
CHANGE OF NAME Recorded Mar 18, 2010
From: LSI LOGIC CORPORATION
To: LSI CORPORATION
Reel/Frame 024091/0780 →
MERGER Recorded Feb 14, 2008
From: ACCERANT, INC.
To: LSI CORPORATION
Reel/Frame 020507/0374 →
CORRECTION TO CERTIFICATE Recorded Feb 14, 2008
From: ACCERANT, INC.
To: LSI CORPORATION
Reel/Frame 020507/0072 →
MERGER Recorded Feb 14, 2008
From: APTOS ACQUISITION, INC.
To: ACCERANT, INC.
Reel/Frame 020507/0058 →
MERGER Recorded May 27, 2004
From: ACCERANT INC.; LSI LOGIC CORPORATION
To: LSI LOGIC CORPORATION
Reel/Frame 014666/0444 →
Continuity (1)
Related Publication 20040174350A1 · Sep 9, 2004