IP Library Granted Patent US 6,838,771
Granted Patent B2
US 6,838,771 · App. 10/411,130 · Granted Jan 4, 2005

Semiconductor device having conductor layers stacked on a substrate

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,838,771
App. No.
10/411,130
Granted
Jan 4, 2005
Kind
B2
Abstract

As etch-stop films or Cu-diffusion barrier films used in insulation films constituting conductor layers of a stacked structure, films having smaller dielectric constant than silicon nitride films are used, and an insulation film at a lower-layer part of the stacked structure is made to have smaller dielectric constant than that at an upper-layer part thereof, and further this insulation film is a silicon oxide (SiO) film and has in the interior thereof, nano-pores of from 0.05 nm or more to 4 nm or less in diameter as chief construction. This makes it possible to dramatically reduce effective dielectric constant while keeping the mechanical strength of the conductore layers themselves, and can materialize a highly reliable and high-performance semiconductor device having mitigated the wiring delay of signals which pass through wirings.

Claims (35)

1. A semiconductor device comprising a substrate and a plurality of conductor layers stacked thereon;

each of said conductor layers having a first insulation layer, a second insulation layer and a third insulation layer, and a conductor wiring having been so formed as to extend through these three layers, wherein;

said first insulation layer and said third insulation layer comprises at least one selected from the group consisting of silicon carbonitride, silicon carbide and silicon oxide; and

a second insulation layer of a conductor layer positioned at a lower-layer part among said conductor layers has a dielectric constant smaller than that of a second insulation layer of a conductor layer positioned at an upper-layer part among said conductor layers.

2. The semiconductor device according to claim 1 , wherein said second insulation layer of a conductor layer positioned at the lower-layer part among said conductor layers has a dielectric constant of less than 3.0.

3. The semiconductor device according to claim 1 , wherein said second insulation layer of a conductor layer positioned at the lower-layer part among said conductor layers has nano-pores.

4. The semiconductor device according to claim 3 , wherein at least a half number of said nano-pores has diameter of from 0.05 nm or more to 4 nm or less.

5. The semiconductor device according to claim 1 , wherein said second insulation layer of a conductor layer positioned at the lower-layer part among said conductor layers contains silicon oxide.

6. The semiconductor device according to claim 1 , wherein said second insulation layer of a conductor layer positioned at the lower-layer part among said conductor layers is an insulation film obtained by heating a film containing a hydrogen silsesquioxane compound or a methyl silsesquioxane compound.

7. The semiconductor device according to claim 1 , wherein said second insulation layer of a conductor layer positioned at the lower-layer part among said conductor layers comprises a film containing an alkylsilane compound or an alkoxysilane compound.

8. The semiconductor device according to claim 1 , wherein said second insulation layer differs in constituents between the conductor layer positioned at the lower-layer part among said conductor layers and the conductor layer positioned at the upper-layer part among said conductor layers.

9. The semiconductor device according to claim 1 , wherein a third insulation layer of a conductor layer positioned at a lower-layer part among said conductor layers serves also as a first insulation layer of a conductor layer positioned at an upper-layer part adjacent to said conductor layer positioned at a lower-layer part.

10. A semiconductor device comprising a substrate and a plurality of conductor layers stacked thereon;

each of said conductor layer having a first insulation layer, a second insulation layer and a third insulation layer, and a conductor wiring having been so formed as to extend through these three insulation layers, wherein;

said first insulation layer and said third insulation layer comprises at least one selected from the group consisting of silicon carbonitride, silicon carbide and silicon oxide;

a second insulation layer of a conductor layer positioned at a lower-layer part among said conductor layers comprises silicon oxide;

and a second insulation layer of a conductor layer positioned at an upper-layer part among said conductor layers comprises at least one selected from the group consisting of fluorine-doped silicon oxide and carbon-doped silicon oxide.

11. A semiconductor device comprising a substrate, semiconductor elements formed on said substrate, a conductor layer having a first insulation layer, a second insulation layer composed of an insulating film material having a dielectric constant of less than 3.0 and a third insulation layer, and a conductor wiring, wherein

a guard ring layer formed of a material constituting said conductor layers is so provided as to enclose the periphery of said semiconductor elements.

12. The semiconductor device according to claim 11 , wherein said guard ring layer is formed between the semiconductor elements and a line which divides said semiconductor elements from each other.

13. The semiconductor device according to claim 11 , wherein said guard ring layer is provided as a layer which does not pass a circuit signal separate from a conductor layer to form the semiconductor circuits, and is formed by materials composing said conductive layer.

14. The semiconductor device according to claim 11 , wherein a passivation layer is formed on the upper layer of said guard ring layer.

15. The semiconductor device according to claim 11 , wherein

said first insulation layer and said second insulation layer comprise at least silicon carbonitride, silicon carbide and silicon oxide,

a second insulation layer of said conductor layer positioned at a lower-layer part among said conductor layers comprises silicon oxide, and

a second insulation layer of a conductor layer positioned at an upper-layer part among said conductor layers comprises fluorine-doped silicon oxide and carbon-doped silicon oxide.

16. The semiconductor device according to claim 11 , wherein

said first insulation layer and said third insulation layer comprise at least silicon carbonitride, silicon carbide and silicon oxide,

said second insulation layer of said conductor layer positioned at a lower-layer part among said conductor layers has a dielectric constant smaller than that of a second insulation layer and a second insulation layer of said conductor layer positioned at an upper layer part among said conductor layers.

17. The semiconductor device according to claim 11 , wherein said second insulation layer comprises silicon oxide.

18. The semiconductor device according to claim 11 , wherein said second insulation layer comprises an insulation film obtained by heating a coating film containing a hydrogen silsesquioxane compound or a methyl silsesquioxane compound as main component.

19. The semiconductor device according to claim 11 , wherein said second insulation layer comprises an alkylsilane compound or an alkoxysilane compound.

20. A semiconductor device comprising a substrate, semiconductor elements formed on said substrate, a conductor layer having a first insulation layer, a second insulation layer composed of an insulating film material having a dielectric constant of less than 3.0 and a third insulation layer, and a conductor wiring, wherein

a guard ring layer formed of a material constituting said conductor layers is so provided as to enclose the periphery of said semiconductor elements,

said second insulation layer is a silicon oxide film, and the silicon oxide film has, in the interior thereof, nano-pores of from 0.05 nm or more to 4 nm or less in diameter.

Assignments (4)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
MERGER AND CHANGE OF NAME Recorded Oct 12, 2010
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025114/0629 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2003
From: HITACHI, LTD.
To: RENESAS TECHNOLOGY CORPORATION
Reel/Frame 014569/0186 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2003
From: TANAKA, JUN; OTANI, MIHARU; OGATA, KIYOSHI; SUZUKI, YASUMICHI; HOTTA, KATSUHIKO
To: HITACHI, LTD.
Reel/Frame 014334/0735 →