IP Library Granted Patent US 7,408,912
Granted Patent B2
US 7,408,912 · App. 10/425,617 · Granted Aug 5, 2008

Modulation method and circuit for time division multiple access

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,408,912
App. No.
10/425,617
Granted
Aug 5, 2008
Kind
B2
Abstract

An improved modulation circuit and method for TDMA are provided, wherein the transmission data (TD) in odd-numbered time-slots are processed based on a transmission-window signal (Twe) with a differential encoder ( 10 o ), a timing generator ( 20 o ), a filter ( 30 o ), an amplitude data generator ( 40 o ), a multiplier ( 50 o ), and an I/Q-discriminator ( 60 o ), which are configured as odd-dedicated units, and is output from an adder ( 71 ) as transmission signal data (IT) and (QT). The transmission data (TD) in even-numbered time-slots is processed with a differential encoder ( 10 e ) and other components, which are configured as even-dedicated units, and is output from the adder ( 71 ) in common. Thereby, the appropriate data transmission can be achieved in spite of a decrease of guard bits between a couple of time-slots.

Claims (17)

1. A modulation circuit for time division multiple access comprising:

a first encoder and a second encoder for differentially encoding transmission data signals in odd-numbered and even-numbered time-slots respectively;

a first filter and a second filter for generating narrow-banded signals in accordance with at least one shift clock signal and at least one reset signal on the basis of the signals differentially encoded by said first and second encoders;

a signal combiner for combining signals output from said first and second filters to generate transmission signals; and

at least one timing generator for generating said at least one shift clock signal in accordance with at least one transmission-window signal giving timing of transmission data in odd-numbered and even-numbered time-slots, and for generating said at least one reset signal at an end of the each transmission data,

wherein each of said first filter and said second filter comprises:

a shift register for transforming said signal differentially encoded by applying a synchronized shift operation with said at least one shift clock signal for said signal differentially encoded into a parallel-formed signal, said register being configured to be cleared in its content in response to said at least one reset signal; and

a ROM for storing data of narrow-banded signal waveforms corresponding to said signal differentially encoded in its memory areas, and reading data of the narrow-banded signal waveforms in a memory area specified by said parallel-formed signal from said shift register as an address signal.

2. The modulation circuit as in claim 1 , wherein said signal combiner performs a logical OR operation for the signals output from said first and second filters to generate said transmission signals.

3. The modulation circuit as in claim 1 , wherein said signal combiner switches either the signal output from said first filter or the signal from said second filter alternately in accordance with said odd-numbered time-slot or said even-numbered time-slot, to generate said transmission signals.

4. A modulation method for time division multiple access comprising:

differentially encoding transmission data in odd-numbered and even-numbered time-slots respectively in a first encoder and a second encoder;

transforming the signals which are differentially encoded by said first and second encoders in first and second shift registers, to parallel-formed signals by applying a shift operation for the signals which are differentially encoder;

selecting a corresponding one of said parallel signal data in accordance with said odd-numbered time-slot or even-numbered time-slot;

resetting a corresponding one of said first and second shift registers by clearing its content in response to a reset signal which is generated at an end of the each transmission data;

reading each data of narrow-banded signal waveforms from a first ROM and a second ROM using said parallel-formed signal as address signals, said ROMs storing data of the narrow-banded signal waveforms corresponding to each of said signals differentially encoded; and

combining signals read from said first and second ROMs to generate transmission signals.

Assignments (2)
CHANGE OF NAME Recorded Mar 21, 2014
From: OKI SEMICONDUCTOR CO., LTD
To: LAPIS SEMICONDUCTOR CO., LTD.
Reel/Frame 032495/0483 →
CHANGE OF NAME Recorded Dec 18, 2008
From: OKI ELECTRIC INDUSTRY CO., LTD.
To: OKI SEMICONDUCTOR CO., LTD.
Reel/Frame 022038/0711 →