IP Library Granted Patent US 7,082,681
Granted Patent B2
US 7,082,681 · App. 10/427,518 · Granted Aug 1, 2006

Methods for modifying a vertical surface mount package

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,082,681
App. No.
10/427,518
Granted
Aug 1, 2006
Kind
B2
Abstract

A vertically mountable semiconductor device including a plurality of stub contacts extending perpendicularly from a bottom edge thereof. The stub contacts may be formed by trimming the leads of an existing vertical surface mount package. A complementary alignment device includes a receptacle for receiving the vertically mountable semiconductor device. The alignment device is attachable to a carrier substrate. Upon attachment of the alignment device to a carrier substrate and insertion of a vertically mountable semiconductor device into the receptacle, a contact element applies a downward force to the vertically mountable semiconductor device to establish and maintain an electrical connection between the vertically mountable semiconductor device and the carrier substrate.

Claims (14)

1. A method for modifying an existing semiconductor device package to create a semiconductor device package mountable in nonparallel relation to a carrier and including a plurality of leads and a bottom peripheral edge, the method comprising:

trimming the leads on the existing semiconductor device package close to the bottom peripheral edge thereof and substantially parallel to the bottom peripheral edge to form a plurality of substantially non-deformed stub contacts, prior to assembly of the semiconductor device package with a carrier or other electronic device component.

2. The method of claim 1 , wherein trimming comprises cutting the leads so that the stub contacts extend a length of less than about one millimeter past the bottom peripheral edge.

3. The method of claim 1 , wherein trimming comprises cutting the leads so that the stub contacts extend a length of less than about one-half millimeter past the bottom peripheral edge.

4. The method of claim 1 , wherein trimming comprises cutting the leads so that the stub contacts extend a length of about 10 mils or less past the bottom peripheral edge.

5. The method of claim 1 , wherein trimming comprises trimming leads of a semiconductor device package that includes leads extending only from the bottom peripheral edge thereof, in mutually parallel relation, and at least partially within or parallel to a plane in which a semiconductor device of the semiconductor device package is located.

6. The method of claim 5 , wherein trimming comprises trimming leads adjacent to a cover of a semiconductor device package, the cover forming the bottom peripheral edge from which the leads extend.

7. A method for modifying an existing semiconductor device package that is configured to be secured to a carrier in nonparallel relation thereto, comprising:

trimming leads that extend from a single edge of the existing semiconductor device package to form a plurality of substantially non-deformed stub contacts prior to assembly of the semiconductor device package with a carrier or other electronic device component.

8. The method of claim 7 , wherein trimming comprises cutting the leads so that the stub contacts extend a length of less than about one millimeter past the single edge.

9. The method of claim 7 , wherein trimming comprises cutting the leads so that the stub contacts extend a length of less than about one-half millimeter past the single edge.

10. The method of claim 7 , wherein trimming comprises cutting the leads so that the stub contacts extend a length of about 10 mils or less past the single edge.

11. The method of claim 7 , wherein trimming comprises trimming leads of a semiconductor device package that includes leads extending from a single edge thereof, in mutually parallel relation, and at least partially within or parallel to a plane in which a semiconductor device of the semiconductor device package is located.

12. The method of claim 11 , wherein trimming comprises trimming leads adjacent to a cover of a semiconductor device package that forms the single edge from which the leads extend.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2010
From: MICRON TECHNOLOGY, INC.
To: ROUND ROCK RESEARCH, LLC
Reel/Frame 023786/0416 →