IP Library Granted Patent US 8,171,331
Granted Patent B2
US 8,171,331 · App. 10/456,206 · Granted May 1, 2012

Memory channel having deskew separate from redrive

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 8,171,331
App. No.
10/456,206
Granted
May 1, 2012
Kind
B2
Abstract

A memory agent may have a redrive circuit having a plurality of redrive paths, and a deskew circuit separate from the plurality of redrive paths. A deskew circuit may be integral with or separate from a redrive circuit having the plurality of redrive paths. A deskew circuit may be coupled between a redrive circuit and a memory device or interface.

Claims (17)

1. A memory buffer comprising:

a redrive circuit having a plurality of redrive paths;

a deskew circuit coupled to and separate from the plurality of redrive paths to selectively deskew data received in the redrive circuit; and

a memory interface coupled to the deskew circuit.

2. A memory buffer according to claim 1 further comprising a second redrive circuit having a second plurality of redrive paths.

3. A memory buffer according to claim 2 further comprising a second deskew circuit coupled to and separate from the second plurality of redrive paths.

4. A memory buffer according to claim 1 wherein the deskew circuit is separate from the redrive circuit.

5. A system comprising:

a buffer comprising:

a redrive circuit having a plurality of redrive paths;

a deskew circuit coupled to and separate from the plurality of redrive paths to selectively deskew data received in the redrive circuit, and

a memory interface coupled to the deskew circuit; and

a memory controller coupled to the buffer.

6. A system according to claim 5 wherein the buffer is a first buffer, and further comprising a second buffer coupled to the first buffer.

7. A system according to claim 6 wherein the redrive circuit is a first redrive circuit, and the deskew circuit is a first deskew circuit, and the second buffer comprises:

a second redrive circuit having a second plurality of redrive paths; and

a second deskew circuit coupled to and separate from the second plurality of redrive paths.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 15, 2022
From: INTEL CORPORATION
To: TAHOE RESEARCH, LTD.
Reel/Frame 061175/0176 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 4, 2003
From: VOGT, PETE D.
To: INTEL CORPORATION
Reel/Frame 014160/0484 →