IP Library Granted Patent US 7,781,861
Granted Patent B2
US 7,781,861 · App. 10/550,796 · Granted Aug 24, 2010

Semiconductor device

Assignee: Sony Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,781,861
App. No.
10/550,796
Granted
Aug 24, 2010
Kind
B2
Abstract

By stably separating a melting location of a fuse ( 3 ) from conductive layers ( 5 A, 5 B), reliable melting of the fuse ( 3 ) is enabled. A fuse ( 3 ) including a fuse body ( 3 A) and two pads ( 3 Ba, 3 Bb) connected by this and two conductive layers ( 5 A, 5 B) individually connected to the two pads ( 3 Ba, 3 Bb) are formed in a multilayer structure on a semiconductor substrate ( 1 ). A length of the fuse body ( 3 A) is defined so that the melting location of the fuse ( 3 ) becomes positioned in the fuse body ( 3 A) away from the region overlapped on the conductive layer ( 5 A or 5 B) when an electrical stress is applied between two conductive layers ( 5 A, 5 B) and the fuse ( 3 ) is melted.

Claims (28)

1. A semiconductor device comprising a fuse ( 3 ) having a fuse body ( 3 A) and two pads ( 3 Ba, 3 Bb) connected by the fuse body ( 3 A) and two conductive layers ( 5 A, 5 B) individually connected to two pads ( 3 Ba, 3 Bb), the above being formed inside a multilayer structure on a semiconductor substrate ( 1 ),

characterized in that a length (L 1 ) of the fuse body ( 3 A) is defined so that the melting location of the fuse ( 3 ) becomes positioned in the fuse body ( 3 A) away from a region overlapped on the conductive layers ( 5 A, 5 B) when an electrical stress is applied between the two conductive layers ( 5 A, 5 B) to melt the fuse ( 3 ); and

in at least one of the above two conductive layers ( 5 A, 5 B), a distance (D 4 ) from the contact regions ( 4 A, 4 B) connecting the conductive layers ( 5 A, 5 B) and the pads ( 3 Ba, 3 Bb) to edges of the pad ( 3 Ba, 3 Bb) contacting the fuse body ( 3 A) is 0.25 μm to 0.90 μm.

2. A semiconductor device comprising a fuse ( 3 ) including a conductive material in a multilayer structure on a semiconductor substrate ( 1 ), said fuse ( 3 ) having a fuse body ( 3 A) and two pads ( 3 Ba, 3 Bb) connected by the fuse body ( 3 A), conductive layers ( 5 A, 5 B) connected one by one to said two pads ( 3 Ba, 3 Bb),

characterized in that, in at least one of the above two conductive layers ( 5 A, 5 B), a width (W 3 ) of the portions of the conductive layers ( 5 A, 5 B) including the contact regions ( 4 A, 4 B) with the pads ( 3 Ba, 3 Bb) is 6 μm to 14 μm.

3. A semiconductor device comprising:

a fuse body ( 3 A) connected to a pad ( 3 Ba), said fuse body ( 3 A) including a fuse line ( 3 Aa) and two connections ( 3 Ab);

an inter-layer insulating film ( 4 ) on said pad ( 3 Ba), an opening ( 4 A) through said inter-layer insulating film ( 4 ) exposing said pad ( 3 Ba);

a conductive layer ( 5 A) on said inter-layer insulating film ( 4 ), said conductive layer ( 5 A) within said opening ( 4 A) being electrically connected to said pad ( 3 Ba),

wherein at least one of the following is present:

(a) the width (W 3 ) of said conductive layer ( 5 A) is 6 μm to 14 μm,

(b) the distance (D 4 ) between said fuse line ( 3 Aa) and said opening ( 4 A) is 0.25 μm to 0.90 μm,

(c) the length (L 1 ) of the fuse body ( 3 A) is 1.8 μm to 20 μm.

4. A semiconductor device as set forth in claim 3 , wherein the melting location of a fuse ( 3 ) becomes positioned in said fuse body ( 3 A) away from a region overlapped on said conductive layer ( 5 A) when an electrical stress to melt said fuse ( 3 ) is applied between said conductive layer ( 5 A) and another conductive layer ( 5 B).

5. A semiconductor device as set forth in claim 3 , wherein said width (W 3 ) of said conductive layer ( 5 A) is 6 μm to 14 μm.

6. A semiconductor device as set forth in claim 3 , wherein said distance (D 4 ) between said fuse line ( 3 Aa) and said opening ( 4 A) is 0.25 μm to 0.90 μm.

7. A semiconductor device as set forth in claim 3 , wherein said length (L 1 ) of the fuse body ( 3 A) is 1.8 μm to 20 μm.

8. A semiconductor device as set forth in claim 3 , wherein said width (W 3 ) is a dimension perpendicular to the direction of current flowing through a fuse ( 3 ).

9. A semiconductor device as set forth in claim 3 , wherein said length (L 1 ) is a dimension in the direction of current flowing through a fuse ( 3 ), said length (L 1 ) including the length (L 0 ) of said fuse line ( 3 Aa) and the lengths (L 2 ) of said two connections ( 3 Ab).

10. A semiconductor device as set forth in claim 3 , wherein another conductive layer ( 5 B) within another opening ( 4 A) through said inter-layer insulating film ( 4 ) is electrically connected to another pad ( 3 Bb), the distance (D 0 ) between said conductive layer ( 5 A) and said another conductive layer ( 5 B) is larger than said length (L 1 ).

11. A semiconductor device as set forth in claim 3 , wherein one of the connections ( 3 Ab) electrically connects said pad ( 3 Ba) with fuse line ( 3 Aa), said one of the connections ( 3 Ab) being between said pad ( 3 Ba) and said fuse line ( 3 Aa).

12. A semiconductor device as set forth in claim 3 , wherein each of said two connections ( 3 Ab) is wider than said fuse line ( 3 Aa).

13. A semiconductor device as set forth in claim 3 , wherein a connection ( 3 Ab) of said two connections ( 3 Ab) has a width that increases toward said pad ( 3 Ba).

14. A semiconductor device as set forth in claim 3 , wherein the width of the fuse body ( 3 A) is smaller than the width (W 3 ) of said pad ( 3 Ba).

15. A semiconductor device as set forth in claim 3 , wherein one of the two connections ( 3 Ab) electrically connects said pad ( 3 Ba) with said fuse line ( 3 Aa).

16. A semiconductor device as set forth in claim 15 , wherein another of the two connections ( 3 Ab) electrically connects another pad ( 3 Bb) with said fuse line ( 3 Aa).

17. A semiconductor device as set forth in claim 16 , wherein another conductive layer ( 5 B) within another opening ( 4 A) through said inter-layer insulating film ( 4 ) is electrically connected to said another pad ( 3 Bb), the distance (D 0 ) between said conductive layer ( 5 A) and said another conductive layer ( 5 B) is larger than said length (L 1 ).

18. A semiconductor device as set forth in claim 17 , wherein said length (L 1 ) is the distance between said pad ( 3 Ba) and said another pad ( 3 Bb).

Assignments (2)
CHANGE OF NAME Recorded Feb 23, 2022
From: SONY CORPORATION
To: SONY GROUP CORPORATION
Reel/Frame 059221/0628 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 22, 2005
From: MORI, HIDEKI; EJIRI, HIROKAZU; AZAMI, KENJI; OHNO, TERUKAZU; YOSHITAKE, NOBUYUKI
To: SONY CORPORATION
Reel/Frame 017859/0778 →
Priority Claims (1)
JP 2003-096093 · Mar 31, 2003 · national
Continuity (1)
Related Publication 20060263986A1 · Nov 23, 2006