IP Library Granted Patent US 6,841,465
Granted Patent B2
US 6,841,465 · App. 10/614,512 · Granted Jan 11, 2005

Method of forming dual damascene pattern in semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,841,465
App. No.
10/614,512
Granted
Jan 11, 2005
Kind
B2
Abstract

Disclosed is a method of forming the dual damascene pattern in the semiconductor device. After forming the trench, a photoresist pattern in which a via hole region is defined is formed by exposure and development processes in a state that a photoresist is thinly coated, in a dual damascene process for first forming the trench than a via hole. Therefore, the present invention can prevent degradation of resolution due to a thickness of a photoresist pattern in a trench region and improve reliability of the entire process by simultaneously smoothly performing an etching process even with a thin photoresist pattern due to a good etching tolerance property.

Claims (14)

1. A method of forming a dual damascene pattern in a semiconductor device, comprising the steps of:

providing a semiconductor substrate in which an interlayer insulating film is formed and a trench of a given pattern is formed in the interlayer insulating film;

forming a photoresist pattern in which a via hole region is defined, in the trench;

forming a high polymer solution coating film containing a crosslinkable agent or a radical generator, on the entire structure;

reacting to the crosslinkable agent or the radical generator with polymer of the photoresist pattern by means of a baking process so that an etching tolerance property is increased, thereby forming a hardened photoresist pattern;

removing the high polymer solution coating film; and

forming a via hole in the interlayer insulating film by an etching process,

wherein the photoresist pattern is thinly formed relatively as much as the etching tolerance property is increased by the hardened photoresist pattern to form said dual damascene pattern.

2. The method as claimed in claim 1 , wherein the crosslinkable agent is multi-functional ether or multi-functional alkyl halo compound.

3. The method as claimed in claim 2 , wherein the multi-functional ether is methyl ether or ethyl ether.

4. The method as claimed in claim 2 , wherein the multi-functional alkyl halo compound is alkyl chloro compound, alkyl bromo compound or alkyl iodo compound.

5. The method as claimed in claim 1 , wherein the radical generator is a thermal radical generator or its inducer.

6. The method as claimed in claim 1 , wherein the high polymer solution coating film is formed using aqueous high polymer solution and uses de-ionized water as a solvent.

7. The method as claimed in claim 1 , wherein the baking process is implemented in an oven or hot plate heating mode and is performed at a temperature of 50˜250° C.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 3, 2020
From: MAGNACHIP SEMICONDUCTOR, LTD.
To: KEY FOUNDRY CO., LTD.
Reel/Frame 053703/0227 →
CORRECTIVE ASSIGNMENT TO CORRECT THE RECEIVING PARTY ADDRESS PREVIOUSLY RECORDED AT REEL: 024563 FRAME: 0807. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE BY SECURED PARTY. Recorded Nov 25, 2014
From: US BANK NATIONAL ASSOCIATION
To: MAGNACHIP SEMICONDUCTOR LTD.
Reel/Frame 034469/0001 →