IP Library Granted Patent US 6,947,326
Granted Patent B2
US 6,947,326 · App. 10/618,712 · Granted Sep 20, 2005

Nonvolatile semiconductor memory and method of operating the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,947,326
App. No.
10/618,712
Granted
Sep 20, 2005
Kind
B2
Abstract

A first decision process, which reads data from a memory cell under a first deciding condition to decide pass/fail and applies a signal to the memory cell to change an amount of charge stored in the memory cell if the data is decided as fail, and a second decision process, which reads the data from the memory cell under a second deciding condition that is relaxed rather than the first deciding condition to decide the pass/fail, are executed, and then the processes are repeated from the first decision process when the data is decided as fail in the second decision process.

Claims (16)

1. A nonvolatile semiconductor memory comprising:

a nonvolatile memory cell for storing a charge in response to data; and

a memory cell driving portion for driving the memory cell;

wherein the memory cell driving portion executes a first decision process of deciding pass/fail of the data that is read from the memory cell under a first deciding condition and then applying a signal to the memory cell that is decided as fail to change an amount of charge stored in the memory cell, and a second decision process of deciding the pass/fail of the data that is read from the memory cell under a second deciding condition that is relaxed rather than the first deciding condition.

2. A nonvolatile semiconductor memory according to claim 1 , wherein the pass/fail is decided in the first decision process in a write verification by setting a current, which is smaller than a reference current employed in the second decision process, as the reference current, and the pass/fail is decided in the first decision process in an erase verification by setting a current, which is larger than a reference current employed in the second decision process, as the reference current.

3. A nonvolatile semiconductor memory according to claim 1 , wherein the pass/fail is decided in the first decision process in a write verification by using a reference cell whose threshold value is higher than a reference cell employed in the second decision process, and the pass/fail is decided in the first decision process in an erase verification by using a reference cell whose threshold value is lower than a reference cell employed in the second decision process.

4. A nonvolatile semiconductor memory according to claim 1 , wherein the memory cell driving portion has a reference current generating circuit for generating a first reference current corresponding to the first deciding condition and a second reference current corresponding to the second deciding condition, and a control portion for driving/controlling the reference current generating circuit.

5. A nonvolatile semiconductor memory according to claim 4 , wherein the reference current generating circuit consists of a plurality of transistors whose threshold voltages are different respectively.

6. A nonvolatile semiconductor memory according to claim 4 , wherein the reference current generating circuit consists of a reference transistor, a level control transistor connected between a word line and a gate of the reference transistor, and a switching circuit for switching a destination of the reference voltage to any one of the gate of the reference transistor and the level control transistor.

7. A nonvolatile semiconductor memory according to claim 1 , wherein the memory cell is a single gate memory cell that stores the charge in an insulating film in response to the data.

8. A nonvolatile semiconductor memory according to claim 1 , wherein the memory cell is a floating gate memory cell that stores the charge in a floating gate in response to the data.

9. A nonvolatile semiconductor memory according to claim 1 , wherein the memory cell is a memory cell that corresponds to multiple levels, and the first deciding condition and the second deciding condition are set individually every level.

10. A nonvolatile semiconductor memory operating method of executing data writing or data erasing in a nonvolatile memory cell while verifying a data of the nonvolatile memory cell, comprising:

a first decision process of reading the data from the memory cell under a first deciding condition to decide pass/fail, and applying a signal to the memory cell to change an amount of charge stored in the memory cell if the data is decided as fail; and

a second decision process of reading the data from the memory cell under a second deciding condition, which is relaxed rather than the first deciding condition, to decide the pass/fail;

wherein processes are repeated from the first decision process when the data is decided as fail in the second decision process.

Assignments (4)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2015
From: FUJITSU SEMICONDUCTOR LIMITED
To: SOCIONEXT INC.
Reel/Frame 035508/0337 →
CHANGE OF NAME Recorded Jul 9, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024651/0744 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 9, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021976/0089 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2003
From: TORII, SATOSHI
To: FUJITSU LIMITED
Reel/Frame 014280/0507 →