IP Library Granted Patent US 6,852,610
Granted Patent B2
US 6,852,610 · App. 10/642,655 · Granted Feb 8, 2005

Semiconductor device and method for manufacturing the same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,852,610
App. No.
10/642,655
Granted
Feb 8, 2005
Kind
B2
Abstract

A semiconductor device includes a gate electrode formed on a semiconductor region via a gate insulative film and an extension high concentration diffusion layer of a first conductivity type formed in the semiconductor region beside the gate electrode. A dislocation loop defect layer is formed in a region of the semiconductor region beside the gate electrode and at a position shallower than an implantation projected range of the extension high concentration diffusion layer.

Claims (19)

1. A method for manufacturing a semiconductor device, comprising:

a first step of forming a gate electrode on a semiconductor region via a gate insulative film;

a second step of forming an amorphous layer in an upper portion of the semiconductor region by implanting ion of a group IV element into the semiconductor region using the gate electrode as a mask;

after the second step, a third step of implanting a first impurity of a first conductivity type into the semiconductor region in which the amorphous layer is formed using the gate electrode as a mask with an implantation projected range such that the first impurity reaches a position deeper than the amorphous layer; and

after the third step, a fourth step of subjecting the upper portion of the semiconductor region to thermal annealing so as to form a dislocation loop defect layer and an extension high concentration diffusion layer of the first conductivity type through diffusion of the first impurity, the extension high concentration diffusion layer having a junction at a position deeper than the dislocation loop defect layer.

2. The method for manufacturing a semiconductor device of claim 1 , wherein:

the third step includes a step of implanting a second impurity of a second conductivity type into the semiconductor region using the gate electrode as a mask with an implantation projected range such that the second impurity reaches a position deeper than the amorphous layer; and

the fourth step includes a step of forming a pocket diffusion layer of the second conductivity type through diffusion of the second impurity under the extension high concentration diffusion layer.

3. The method for manufacturing a semiconductor device of claim 1 , further comprising, after the fourth step:

a step of forming a side wall made of an insulative film on a side surface of the gate electrode; and

a step of implanting a third impurity of the first conductivity type into the semiconductor region using the gate electrode and the side wall as a mask, and then

performing thermal annealing, so as to form a high concentration diffusion layer of the first conductivity type through diffusion of the third impurity, the high concentration diffusion layer of the first conductivity type being located on an outer side of the extension high concentration diffusion layer and having a junction plane at a position deeper than the extension high concentration diffusion layer.

4. The method for manufacturing a semiconductor device of claim 1 , wherein the group IV element is silicon or germanium.

5. The method for manufacturing a semiconductor device of claim 1 , wherein the second step includes implanting ion of the group IV element at a dose equal to or greater than a dose such that the semiconductor region is turned into an amorphous state.

6. The method for manufacturing a semiconductor device of claim 1 , wherein the third step includes implanting the second impurity with an implantation projected range of about 14 nm or less.

7. The method for manufacturing a semiconductor device of claim 1 , wherein the second impurity is a molecule containing boron fluoride or fluorine.

8. The method for manufacturing a semiconductor device of claim 1 , wherein the second impurity is boron.

9. The method for manufacturing a semiconductor device of claim 1 , wherein the third step includes a step of performing a plurality of iterations of ion implantation of the first impurity each at a dose less than or equal to a dose such that the semiconductor region is turned into an amorphous state, each of the iterations of ion implantation being followed by thermal annealing so as to restore a crystallinity of the semiconductor region.

10. The method for manufacturing a semiconductor device of claim 1 , further comprising, between the first step and the third step, a step of forming an insulative film on the semiconductor region so as to cover an exposed portion of the semiconductor region.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Oct 26, 2020
From: JEFFERIES FINANCE LLC
To: RPX CORPORATION
Reel/Frame 054486/0422 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 7, 2020
From: RPX CORPORATION
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 051842/0494 →
RELEASE OF LIEN ON PATENTS Recorded Oct 21, 2019
From: JEFFERIES FINANCE LLC, AS COLLATERAL AGENT
To: RPX CORPORATION
Reel/Frame 050777/0983 →
SECURITY INTEREST Recorded Jun 29, 2018
From: RPX CORPORATION
To: JEFFERIES FINANCE LLC
Reel/Frame 046486/0433 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 8, 2014
From: PANASONIC CORPORATION
To: RPX CORPORATION
Reel/Frame 031939/0247 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 5, 2013
From: NODA, TAIJI
To: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
Reel/Frame 031549/0929 →
CHANGE OF NAME Recorded Oct 28, 2013
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 031506/0602 →