IP Library › Granted Patent US 6,946,802
Granted Patent B2
US 6,946,802 · App. 10/649,902 · Granted Sep 20, 2005

Electronic module, methods of manufacturing and driving the same, and electronic instrument

Assignee: Seiko Epson Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,946,802
App. No.
10/649,902
Granted
Sep 20, 2005
Kind
B2
Abstract

An electronic module includes an EL section; a first substrate on which the EL section is formed; a second substrate attached to the first substrate; an integrated circuit chip mounted on the second substrate; a plurality of first power supply interconnects formed on the first substrate, extending through a pair of regions located on both sides of the EL section; and a plurality of second power supply interconnects formed on the second substrate, extending through a pair of regions located on both sides of the integrated circuit chip.

Claims (39)

1. An electronic module comprising:

an electroluminescent section;

a first substrate on which the electroluminescent section is formed;

a second substrate attached to the first substrate;

an integrated circuit chip mounted on the second substrate; and

a plurality of power supply interconnects for allowing current to flow through the electroluminescent section,

the power supply interconnects including: a plurality of first power supply interconnects formed on the first substrate, extending through a pair of regions located on both sides of the electroluminescent section; and a plurality of second power supply interconnects formed on the second substrate, extending through a pair of regions located on both sides of the integrated circuit chip, the first and second power supply interconnects being electrically connected.

2. The electronic module as defined by claim 1 , further comprising:

a plurality of signal interconnects for inputting a drive signal from the integrated circuit chip to the electroluminescent section,

the signal interconnects being formed in a region interposed between a first region in which one part of the power supply interconnects are formed and a second region in which the other part of the power supply interconnects are formed.

3. The electronic module as defined by claim 2 , a width of each of the signal interconnects being narrower than a width of each of the power supply interconnects.

4. The electronic module as defined by claim 2 , further comprising:

a pair of scanning drivers disposed on both sides of the electroluminescent section, respectively, on the first substrate; and

a plurality of control interconnects for inputting a control signal from the integrated circuit chip to each of the scanning drivers,

the control interconnects being formed in a pair of regions which are located on both sides of a region in which the signal interconnects are formed and interposed between the first region and the second region.

5. The electronic module as defined by claim 1 , further comprising:

a plurality of connector terminals formed on an end portion of the second substrate except a portion to which the first substrate is attached,

a width of each of the connector terminals being formed to be wider than a width of each of the power supply interconnects.

6. An electronic instrument comprising the electronic module as defined by claim 1 .

7. A method of manufacturing an electronic module comprising:

fixing a first substrate, on which an electroluminescent section is formed, with a second substrate on which an integrated circuit chip is mounted,

the first substrate including a plurality of first power supply interconnects which are formed extending through a pair of regions located on both sides of the electroluminescent section,

the second substrate including a plurality of second power supply interconnects which are formed extending through a pair of regions located on both sides of the integrated circuit chip, and

the first and second power supply interconnects being electrically connected in the step of fixing the first and second substrate.

8. An electronic module comprising:

an electronic substrate including a plurality of first terminals;

an interconnect substrate on which an interconnect pattern is formed, the interconnect pattern including a plurality of second terminals electrically connected with the first terminals of the electronic substrate, at least two first interconnects extending from at least two of the second terminals, and at least two second interconnects formed in a state to be electrically insulated from the first interconnects; and

an electrical connection section which electrically connects at least one of the first interconnects with at least one of the second interconnects.

9. The electronic module as defined by claim 8 , further comprising:

an integrated circuit chip mounted on the interconnect substrate,

the second interconnects being electrically connected with the integrated circuit chip.

10. The electronic module as defined by claim 9 ,

the electrical connection section being provided at a position closer to the electronic substrate than the integrated circuit chip.

11. The electronic module as defined by claim 9 ,

the electrical connection section being provided in each of a pair of regions respectively located closer to both ends of the interconnect substrate than a center of the interconnect substrate in a widthwise direction.

12. An electronic instrument comprising the electronic module as defined by claim 8 .

13. A method of manufacturing an electronic module comprising:

electrically connecting a plurality of first terminals of an electronic substrate with a plurality of second terminals of an interconnect substrate; and

electrically connecting at least one of two or more first interconnects extending from two or more of the second terminals with at least one of two or more second interconnects formed in a state to be electrically insulated from the first interconnects, by means of an electrical connection section.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 30, 2013
From: SEIKO EPSON CORPORATION
To: INTELLECTUAL KEYSTONE TECHNOLOGY LLC
Reel/Frame 030321/0101 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 13, 2004
From: HAYASHI, TAKAAKI
To: SEIKO EPSON CORPORATION
Reel/Frame 014255/0512 →
Priority Claims (4)
JP 2002-253544 · Aug 30, 2002 · national
JP 2002-262923 · Sep 9, 2002 · national
JP 2002-266832 · Sep 12, 2002 · national
JP 2003-275430 · Jul 16, 2003 · national
Continuity (1)
Related Publication 20040084740A1 · May 6, 2004