IP Library Granted Patent US 6,867,079
Granted Patent B2
US 6,867,079 · App. 10/673,374 · Granted Mar 15, 2005

Method for manufacturing semiconductor device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,867,079
App. No.
10/673,374
Granted
Mar 15, 2005
Kind
B2
Abstract

The present invention achieves the enhancement of a manufacturing yield factor and the reduction of manufacturing cost in a manufacturing method of a semiconductor device having a hetero junction bipolar transistor (HBT), a Schottky diode and a resistance element. The present invention is directed to the manufacturing method of a semiconductor device in which respective semiconductor layers which become a sub collector layer, a collector layer, a base layer, a wide gap emitter layer and an emitter layer are sequentially formed over one surface of a semiconductor substrate and, thereafter, respective semiconductor layers are processed to form the hetero junction bipolar transistor, the Schottky diode and the resistance element in a monolithic manner. An emitter electrode of the hetero junction bipolar transistor, a Schottky electrode of the Schottky diode and a resistance film of the resistance element are simultaneously formed using a same material (for example, WSiN). Accordingly, the man-hours can be reduced and the manufacturing cost of the semiconductor device can be reduced.

Claims (46)

1. A method for manufacturing a semiconductor device having a bipolar transistor, a Schottky diode, and a resistance element formed in a first region, a second region, and a third region of a semiconductor substrate, respectively, said method comprising the steps of:

(a) forming the bipolar transistor in the first region;

(b) forming a first semiconductor layer of the Schottky diode in the second region;

(c) forming an ohmic electrode of the Schottky diode, electrically connected to the first semiconductor layer, in the second region;

(d) forming a first conductive film having a first portion and a second portion in the second and third regions, respectively; and

(e) forming a first wiring and a second wiring electrically connected to the second portion of the first conductive film;

wherein the first portion of the first conductive film and the first semiconductor layer of the Schottky diode have a Schottky contact; and

the first and second portions of the first conductive film are a Schottky electrode of the Schottky diode and a resistance film of the resistance element, respectively.

2. A method according to claim 1 , wherein the bipolar transistor is a hetero-junction bipolar transistor.

3. A method according to claim 2 , wherein the semiconductor substrate is made of GaAs.

4. A method according to claim 3 , wherein the Schottky electrode and the resistance film are made of WSiN.

5. A method for manufacturing a semiconductor device having a bipolar transistor, a Schottky diode, and a resistance element formed in a first region, a second region, and a third region of a semiconductor substrate, respectively, said method comprising the steps of:

(a) forming an emitter layer of the bipolar transistor in the first region;

(b) forming a base layer of the bipolar transistor, under the emitter layer, in the first region;

(c) forming a collector layer of the bipolar transistor, under the base layer, in the first region, and a first semiconductor layer of the Schottky diode in the second region;

(d) forming an ohmic electrode of the Schottky diode, electrically connected to the first semiconductor layer, in the second region;

(e) forming a first conductive film having a first portion and a second portion in the second and third regions, respectively; and

(f) forming a first wiring and a second wiring electrically connected to the second portion of the first conductive film;

wherein the collector layer of the bipolar transistor and the first semiconductor layer of the Schottky diode are made of a same layer;

the first portion of the first conductive film and the first semiconductor layer of the Schottky diode have a Schottky contact; and

the first and second portions of the first conductive film are a Schottky electrode of the Schottky diode and a resistance film of the resistance element, respectively.

6. A method according to claim 5 , wherein a separation groove is formed between the first region and the second region.

7. A method according claim 6 , wherein the bipolar transistor is a hetero-junction bipolar transistor, and the semiconductor substrate is made of GaAs.

8. A method according to claim 5 , further comprising the step of:

(g) forming a third wiring electrically connected to the ohmic electrode, a fourth wiring electrically connected to the Schottky electrode, a fifth wiring electrically connected to the emitter layer, a sixth wiring electrically connected to the base layer, and a seventh wiring electrically connected to the collector layer,

wherein the first to seventh wirings are made of a same layer.

9. A method according to claim 1 , wherein in the step (e), a third wiring electrically connected to the ohmic electrode, an a fourth wiring electrically connected to the first portion of the first conductive film are also formed.

10. A method according to claim 9 , wherein the first to fourth wirings are made of a same layer.

11. A method according to claim 1 , further comprising the steps of:

(f) between the steps (c) and (d), forming a first interlayer insulating film over the first semiconductor layer and ohmic electrode of the Schottky diode; and

(g) forming an opening in the first interlayer insulating film, which exposes the first semiconductor layer of the Schottky diode;

wherein in the step (d), the first portion of the first conductive film is formed in the opening; and

the second portion of the first conductive film is formed over the first interlayer insulating film.

12. A method according to claim 11 , further comprising the steps of:

(h) forming a second interlayer insulating film over the resistance film and Schottky electrode; and

(i) forming a first and a second contact hole, which expose the resistance film, in the second interlayer insulating film;

wherein the first and second wirings are formed over the second interlayer insulating film; and the first and second wirings and the resistance film are electrically connected via the first and second contact holes.

13. A method according to claim 5 , further comprising the steps of:

(g) between the steps (d) and (e), forming a first interlayer insulating film over the first semiconductor layer, ohmic electrode and emitter layer of the bipolar transistor; and

(h) forming an opening in the first interlayer insulating film, which exposes the first semiconductor layer of the Schottky diode;

wherein in the step (e), the first portion of the first conductive film is formed in the opening; and

the second portion of the first conductive film is formed over the first interlayer insulating film.

14. A method according to claim 13 , further comprising the steps of:

(i) forming a second interlayer insulating film over the resistance film, Schottky electrode of the Schottky diode and emitter layer of the bipolar transistor; and

(j) forming a first and a second contact hole, which expose the resistance film, in the second interlayer insulating film;

wherein the first and second wirings are formed over the second interlayer insulating film; and the first and second wirings and the resistance film are electrically connected via the first and second contact holes.

Assignments (1)
MERGER Recorded Mar 25, 2011
From: RENESAS TECHNOLOGY CORP.
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 026109/0269 →