IP Library Granted Patent US 7,376,922
Granted Patent B2
US 7,376,922 · App. 10/676,893 · Granted May 20, 2008

Method and apparatus for integrated circuit datapath layout using a vector editor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,376,922
App. No.
10/676,893
Granted
May 20, 2008
Kind
B2
Abstract

A vector editor for providing an integrated circuit datapath layout. For one aspect, vectors may be extracted from an integrated circuit design input file using a name-based vector extraction approach, a bus/connectivity-based vector extraction approach or another approach. Each vector may be represented as one of a row and a column, wherein the representation differs from that of the associated physical layout. Each bit slice associated with the integrated circuit layout is represented in an orthogonal manner to the vectors. For one aspect, instances of similar master cells may be represented using similar visual representations.

Claims (43)

1. A method comprising:

representing each vector associated with an integrated circuit datapath design as one of a row and a column in a graphical interface;

representing each bit slice associated with the integrated circuit datapath design in an orthogonal manner to the vectors in the graphical interface, the corresponding vector and bit slice representation in the graphical interface being different than an associated physical layout; representing information indicating connectivity between a selected vector and at least one of another vector and interface pins; providing drag and drop editing capabilities to move a vector, wherein, each vector includes a plurality of cell instances, and wherein, providing drag and drop editing capabilities includes providing drag and drop editing capabilities to move a group of cell instances; and providing an output capable of being used by a placement engine to produce an associated placement.

2. The method of claim 1 further comprising:

using similar visual representations to indicate cell similarities.

3. The method of claim 1 wherein

representing each vector includes representing each vector as a row, and wherein

representing each bit slice includes representing each bit slice as a column.

4. An apparatus comprising:

a vector extraction engine to extract vectors from an input file associated with an integrated circuit datapath design; and

a vector editor to provide a graphical interface to represent and edit the extracted vectors as one of a row and a column and to represent bit slices in an orthogonal manner to the extracted vectors, the vector editor further to visually represent connectivity information indicating connections between a vector and one of another vector and an interface pin, the graphic interface further to provide drag and drop editing capabilities to move one or more of vectors, bit slices and connections, the vector editor to provide an output that is capable of being used by a placement engine to produce an associated placement.

5. The apparatus of claim 4 wherein

the graphical interface is further to represent similar cells associated with the integrated circuit design using a similar visual representation.

6. The apparatus of claim 5 wherein

the vector extraction engine is to extract vectors using a name-based vector extraction approach.

7. The apparatus of claim 5 wherein

the vector extraction engine is to extract vectors using a bus/connectivity-based vector extraction approach.

8. The apparatus of claim 4 wherein

the graphical interface is further to represent similar cells associated with the integrated circuit design using a similar color and stippling.

9. The apparatus of claim 4 wherein

the vector editor is further to assign one of a plurality of predetermined visual representations to each cell type associated with the integrated circuit design.

10. The apparatus of claim 9 wherein

the vector editor is to provide data to a placement engine, the placement engine to output a datapath placement associated with the integrated circuit design.

11. The apparatus of claim 10 wherein

the vector editor is further to provide at least one metric indicating a quality of the data provided by the vector editor.

12. The apparatus of claim 4 wherein

the vector editor provides at least one of an auto-merge and an auto-align command.

13. A computer-accessible storage medium storing information that, when accessed by a machine, causes the machine to:

represent vectors associated with an integrated circuit datapath design in one of a row and a column in a graphical interface;

represent bit slices associated with the integrated circuit datapath design in an orthogonal manner in the graphical interface, wherein the manner in which the vectors and bit slices is represented in the graphical interface is different than an associated physical layout; represent connectivity between a vector and one of another vector and an interface pin; provide drag and drop editing capabilities to move a vector; and provide an output that is capable of being used by a placement engine to produce an associated placement.

14. The computer-accessible storage medium of claim 13 further storing information that, when accessed by a machine, causes the machine to:

extract the vectors from an input file associated with the integrated circuit datapath design.

15. The computer-accessible storage medium of claim 14 wherein

extracting the vectors from the input file includes using a name-based extraction approach.

16. The computer-accessible storage medium of claim 14 wherein extracting the vectors from the input file includes using a bus/connectivity-based extraction approach.

17. An apparatus comprising:

a vector editor to represent vectors associated with an integrated circuit datapath design as one of rows and columns and bit slices associated with the integrated circuit datapath design in an orthogonal manner in a graphical interface, wherein the row and column representation is different than an associated physical layout,

the vector editor to provide one of an auto-merge and an auto-align command to operate on the vectors, the vector editor to represent connectivity between a vector and one of another vector and an interface pin, the vector editor to provide drag and drop editing capabilities to edit the vectors, bit slices and associated connectivity; and

a placement engine to receive an output of the vector editor and to produce an associated placement.

18. The apparatus of claim 17 wherein,

the vector editor is further to use similar visual representations to identify similar cell instances.

19. The apparatus of claim 18 wherein,

similar visual representations includes a combination of a similar color and a similar stippling technique.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 4, 2013
From: INTEL CORPORATION
To: MICRON TECHNOLOGY, INC.
Reel/Frame 030747/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 29, 2004
From: RUSHING, JOHN A.; NAGBHUSHAN, VEERAPANENI
To: INTEL CORPORATION
Reel/Frame 014291/0611 →