IP Library Granted Patent US 7,055,127
Granted Patent B2
US 7,055,127 · App. 10/694,474 · Granted May 30, 2006

Mask data preparation

Assignee: Takumi Technology Corp.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,055,127
App. No.
10/694,474
Granted
May 30, 2006
Kind
B2
Abstract

The manufacturing of integrated circuits relies on the use of optical proximity correction (OPC) to correct the printing of the features on the wafer. The data is subsequently fractured to accommodate the format of existing mask writer. The complexity of the correction after OPC can create some issues for vector-scan e-beam mask writing tools as very small slivers are created when the data is converted to the mask write tool format. Moreover the number of shapes created after fracturing is quite large and are not related to some important characteristics of the layout like for example critical areas. A new technique is proposed where the order of the OPC and fracturing steps is reversed. The fracturing step is done first in order to guarantee that no slivers are created and that the number of shapes is minimized. The shapes created can also follow the edges of critical zones so that critical and non-critical edges can be differentiated during the subsequent OPC step.

Claims (36)

1. A method for performing proximity effect correction on a layout of an integrated circuit defined by a computer readable layout file, to produce a corrected layout file, the method comprising:

receiving a polygon from the computer readable layout file, the polygon corresponding to a portion of the integrated circuit;

performing using a data processor a fragmentation of the polygon into a set of smaller shapes, based upon parameters of a manufacturing tool used for implementing the layout;

performing using a data processor a proximity effect correction of at least one of the smaller shapes in the set of smaller shapes to provide a computer readable corrected layout file comprising a modified set of smaller shapes, wherein a boundary between adjacent shapes in the set of smaller shapes is adjusted to account for a position of an edge of at least one of the adjacent shapes which is modified by the proximity effect correction; and

providing the computer readable corrected layout file to said manufacturing tool.

2. The method of claim 1 , wherein the manufacturing tool comprises a mask writer.

3. The method of claim 1 , wherein the manufacturing tool comprises a vector scan, e-beam tool, and said parameters comprise scanning dimensions of said vector scan, e-beam tool.

4. The method of claim 1 , wherein one of said parameters is a minimum dimension for the manufacturing tool, and the fragmentation is such that the smaller shapes do not have a dimension smaller than said minimum dimension after said proximity effect correction.

5. The method of claim 1 , wherein one of said parameters is a maximum dimension for the manufacturing tool, and the fragmentation is such that the smaller shapes do not have a dimension larger than said maximum dimension after said proximity effect correction.

6. The method of claim 1 , wherein the corrected layout file is used to make a binary mask.

7. The method of claim 1 , wherein the corrected layout file is used to make an attenuated phase-shifting mask.

8. The method of claim 1 , wherein the corrected layout file is used to make a tri-tone phase-shifting mask.

9. The method of claim 1 , wherein the corrected layout file is used to make an alternating aperture phase-shifting mask.

10. The method of claim 9 , wherein two edges of one of the shapes in the set of smaller shapes are adjacent to two distinct phase-shifting regions, the two phase shifting regions are substantially out of phase, and including storing information indicating that said two edges of one of the shapes in the set of smaller shapes are adjacent to two distinct phase-shifting regions.

11. The method of claim 10 , wherein said information about the two edges is used to facilitate the phase assignment of the phase-shifting regions.

12. The method of claim 1 , wherein at least one edge of one shape abuts a boundary of a critical area of the layout.

13. The method of claim 1 , wherein the manufacturing tool comprises a mask inspection tool.

14. The method of claim 1 , wherein a second polygon within proximity range of the polygon is taken into account in the fragmentation of the shapes.

15. The method of claim 14 , wherein a corner of the second polygon is used in the fragmentation of the shapes.

16. A method for manufacturing integrated circuits, said integrated circuits being defined by a computer readable layout file, the method comprising:

receiving a polygon from the computer readable layout file, the polygon corresponding to a portion of the integrated circuit;

performing using a data processor a fragmentation of the polygon into a set of smaller shapes, based upon parameters of a manufacturing tool used for implementing the layout;

performing using a data processor a proximity effect correction of at least one of the smaller shapes in the set of smaller shapes to provide a computer readable corrected layout file comprising a modified set of smaller shapes, wherein a boundary between adjacent shapes in the set of smaller shapes is adjusted to account for a position of an edge of at least one of the adjacent shapes which is modified by the proximity effect correction;

providing the computer readable corrected layout file to said manufacturing tool;

producing a mask having a mask layout based on the corrected layout file; and

exposing a semiconductor treated with a material sensitive to radiation energy to said radiation energy using said mask.

17. The method of claim 16 , wherein the mask is produced using a vector scan, e-beam tool by exposing a mask blank coated with an e-beam sensitive resist and said resist polarity is chosen such that the shapes representing the critical dimensions of the layout are exposed on the mask.

18. A method for producing a mask for a layer on an integrated circuit represented by a computer readable layout file, comprising:

receiving a polygon from the computer readable layout file, the polygon corresponding to a portion of the integrated circuit;

performing using a data processor a fragmentation of the polygon into a set of smaller shapes, based upon parameters of a manufacturing tool used for implementing the layout;

performing using a data processor a proximity effect correction of at least one of the smaller shapes in the set of smaller shapes to provide a computer readable corrected layout file comprising a modified set of smaller shapes, wherein a boundary between adjacent shapes in the set of smaller shapes is adjusted to account for a position of an edge of at least one of the adjacent shapes which is modified by the proximity effect correction; and

producing a mask having a mask layout based on the corrected layout file.

19. A system for producing layout data, comprising:

a data processor which executes programs of instruction;

memory accessible by the data processor and storing programs of instruction, the programs of instruction including logic to receive a polygon of a computer readable layout file of a portion of the integrated circuit, performing using a data processor a fragmentation of the polygon into a set of smaller shapes, based upon parameters of a manufacturing tool used for implementing the layout, performing using a data processor a proximity effect correction of at least one of the smaller shapes in the set of smaller shapes to provide a computer readable corrected layout file comprising a modified set of smaller shapes, wherein a boundary between adjacent shapes in the set of smaller shapes is adjusted to account for a position of an edge of at least one of the adjacent shapes which is modified by the proximity effect correction.

20. An article of manufacture, comprising a machine readable data storage medium storing programs of instruction, including logic to receive a polygon of a computer readable layout file of a portion of the integrated circuit, performing using a data processor a fragmentation of the polygon into a set of smaller shapes, based upon parameters of a manufacturing tool used for implementing the layout, performing using a data processor a proximity effect correction of at least one of the smaller shapes in the set of smaller shapes to provide a computer readable corrected layout file comprising a modified set of smaller shapes, wherein a boundary between adjacent shapes in the set of smaller shapes is adjusted to account for a position of an edge of at least one of the adjacent shapes which is modified by the proximity effect correction.

Assignments (5)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 10, 2021
From: APPLIED MATERIALS SOUTH EAST ASIA PTE. LTD.
To: APPLIED MATERIALS, INC.
Reel/Frame 057131/0770 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 28, 2021
From: SAGANTEC ISRAEL LTD.; TAKUMI TECHNOLOGY CORPORATION
To: APPLIED MATERIALS SOUTH EAST ASIA PTE. LTD.
Reel/Frame 057010/0059 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 12, 2004
From: PIERRAT, CHRISTOPHE
To: TAKUMI TECHNOLOGY CORP.
Reel/Frame 015975/0685 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 13, 2004
From: FORTIS SYSTEMS, INC.
To: PIERRAT, CHRISTOPHE
Reel/Frame 015244/0026 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 27, 2003
From: PIERRAT, CHRISTOPHE; WONG, ALFRED KWOK-KIT
To: FORTIS SYSTEMS, INC.
Reel/Frame 014644/0774 →
Continuity (1)
Related Publication 20050091632A1 · Apr 28, 2005