IP Library Granted Patent US 7,687,918
Granted Patent B2
US 7,687,918 · App. 10/740,813 · Granted Mar 30, 2010

Semiconductor device and method for manufacturing same

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,687,918
App. No.
10/740,813
Granted
Mar 30, 2010
Kind
B2
Abstract

The present invention provides a semiconductor device comprising a metal interconnect having considerably improved electromigration resistance and/or stress migration resistance. The copper interconnect 107 comprises a silicon-lower concentration region 104 and a silicon solid solution layer 106 disposed thereon. The silicon solid solution layer 106 has a structure, in which silicon atoms are introduced within the crystal lattice structure that constitutes the copper interconnect 107 to be disposed within the lattice as inter-lattice point atoms or substituted atoms. The silicon solid solution layer 106 has the structure, in which the crystal lattice structure of copper (face centered cubic lattice; lattice constant is 3.6 angstrom) remains, while silicon atoms are introduced as inter-lattice point atoms or substituted atoms.

Claims (35)

1. A semiconductor device comprising:

a semiconductor substrate;

an insulating film formed on said semiconductor substrate; and

a metal interconnect embedded in said insulating film,

wherein said metal interconnect comprises:

a base layer; and

an upper layer including atoms of a solid solution element disposed above said base layer,

wherein said upper layer is disposed at a first side of said metal interconnect that is opposite to a second side of said interconnect which is proximate to the semiconductor substrate,

wherein said metal interconnect comprises a first region where a via is provided and a second region where said via is not provided, and said solid solution element exists at said first regions and said second region,

wherein said semiconductor device further comprises a barrier metal film formed on said first side of said metal interconnect and said second side of said metal interconnect,

wherein said base layer includes atoms of said solid solution element, and

wherein a concentration of said atoms of said solid solution element in said base layer is lower than a concentration of said atoms of said solid solution element in said upper layer.

2. The semiconductor device according to claim 1 ,

wherein a metal constituting said metal interconnect comprises at least one of copper and an alloy containing copper.

3. The semiconductor device according to claim 1 ,

wherein an atomic radius of said atom of solid solution element is equal to or less than approximately 1.4 angstroms.

4. The semiconductor device according to claim 1 , wherein said solid solution element comprises silicon.

5. The semiconductor device according to claim 1 ,

wherein a region where said atoms of solid solution element are introduced forms a solid solution layer in a vicinity of said first side surface of said metal interconnect.

6. The semiconductor device according to claim 5 ,

wherein a concentration of said solid solution element in said solid solution layer is within a range from approximately 0.1 atomic % to approximately 9 atomic %.

7. The semiconductor device according to claim 5 ,

wherein a concentration of said solid solution element in a region of said metal interconnect other than said solid solution layer is less than approximately 0.1 atomic %.

8. The semiconductor device according to claim 5 ,

wherein a thickness of said solid solution layer is equal to or less than approximately 40% of a thickness of said metal interconnect.

9. The semiconductor device according to claim 1 , further comprising a film containing SiC, SiN, SiON or SiOC on the said first side of said metal interconnect.

10. The semiconductor device according to claim 1 , wherein said metal interconnect comprises a silicon solid solution layer comprising said atoms of solid solution silicon.

11. The semiconductor device according to claim 10 , wherein said silicon solid solution layer comprises a crystal lattice structure of copper having inter-lattice point silicon atoms.

12. The semiconductor device according to claim 10 , wherein said silicon solid solution layer is disposed between a lower silicon concentration region and a diffusion barrier film.

13. The semiconductor device according to claim 1 , wherein said metal interconnect comprises:

a lower silicon concentration region; and

a silicon solid solution layer comprising said atoms of solid solution silicon.

14. The semiconductor according to claim 1 , wherein said upper layer comprises a structure in which silicon atoms are introduced with a crystal lattice structure of copper that constitutes die metal interconnect to be disposed within the lattice as inter-lattice point atoms.

15. The semiconductor according to claim 1 , wherein said base layer comprises copper, and

wherein said solid solution element comprises silicon.

Assignments (3)
CHANGE OF ADDRESS Recorded Nov 29, 2017
From: RENESAS ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 044928/0001 →
CHANGE OF NAME Recorded Dec 22, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025525/0136 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2003
From: KU NIMUNE, YORINOBU; HASEGAWA, MIEKO; ITOU, TAKAMASA; TAKEDA, TAKESHI; AOKI, HIDEMITSU
To: NEC ELECTRONICS CORPORATION
Reel/Frame 014827/0363 →