IP Library Granted Patent US 7,305,332
Granted Patent B1
US 7,305,332 · App. 10/758,070 · Granted Dec 4, 2007

System and method for automatic extraction of testing information from a functional specification

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,305,332
App. No.
10/758,070
Granted
Dec 4, 2007
Kind
B1
Abstract

A system and method for testing a development device includes extracting multiple parameters of the development device from a product specification for the development device. The parameters being arranged in a predetermined first order. The parameters are stored in a testing data file. The testing data file can be input into a test bench system being coupled to the development device. The test bench system can test the development device.

Claims (30)

1. A method for testing a development device comprising:

receiving a product specification for the development device, the product specification including an operational description, a plurality of I/O requirements, a plurality of performance parameters, a plurality of physical aspects, wherein the operational description includes a plurality of parameters of the development device including one or more parameters for at least one register in the development device, and the plurality of parameters being arranged in a predetermined first order includes arranging the one or more parameters for the at least one register in a table, the table including a header, the header including a register name, a register offset and a register type and wherein the table includes a row for each of a plurality of bits in the register and wherein each row includes a bitname and descriptive data field for each bit in the register, wherein the descriptive data field includes a bit type and one or more reset values;

extracting the plurality of parameters of the development device from the product specification;

storing the plurality of parameters in a testing data file;

inputting the testing data file into a test bench system being coupled to the development device; and

testing the development device.

2. The method of claim 1 , wherein receiving the product specification includes converting the product specification from a first format to a second format.

3. The method of claim 2 , wherein the second format is a text format.

4. The method of claim 1 , wherein the plurality of parameters includes any parameters necessary to test a selected operation of the development device.

5. The method of claim 1 , wherein storing the plurality of parameters in a testing data file includes rearranging the plurality of parameters into a second order.

6. The method of claim 1 , wherein the development device is simulated.

7. A system for extracting testing data for a development device comprising:

a processor coupled to a computer readable medium having a plurality of computer readable instructions stored thereon including:

logic for receiving a product specification for the development device, the product specification including an operational description, a plurality of I/O requirements, a plurality of performance parameters, a plurality of physical aspects, wherein the operational description includes a plurality of parameters of the development device including one or more parameters for at least one register in the development device, and the plurality of parameters being arranged in a predetermined first order includes arranging the one or more parameters for the at least one register in a table, the table including a header, the header including a register name, a register offset and a register type and wherein the table includes a row for each of a plurality of bits in the register and wherein each row includes a bitname and descriptive data field for each bit in the register, wherein the descriptive data field includes a bit type and one or more reset values;

logic for extracting the plurality of parameters of the development device from the product specification;

logic for storing the plurality of parameters in a testing data file; and

logic for inputting the testing data file into a test bench system.

8. The system of claim 7 , further comprising a computer network coupled to the processor and wherein the logic for inputting the testing data file into the test bench system includes logic for transmitting the testing data file to the test bench system via the computer network and wherein the test bench system includes logic for testing the development device.

9. The system of claim 7 , further comprising the test bench system and wherein the test bench system includes logic for testing the development device.

10. The system of claim 7 wherein the logic for receiving the product specification includes logic for converting the product specification from a first format to a second format.

11. The system of claim 7 , wherein the plurality of parameters includes any parameters necessary to test a selected operation of the development device.

12. The system of claim 7 , wherein the development device is simulated.

13. A test bench system comprising:

a processor;

a storage facility coupled to the processor and containing instructions executable by the processor wherein the instructions include:

logic for receiving a product specification for the development device, the product specification including an operational description, a plurality of requirements, a plurality of performance parameters, a plurality of physical aspects, wherein the operational description includes a plurality of parameters of the development device including one or more parameters for at least one register in the development device, and the plurality of parameters being arranged in a predetermined first order includes arranging the one or more parameters for the at least one register in a table, the table including a header, the header including a register name, a register offset and a register type and wherein the table includes a row for each of a plurality of bits in the register and wherein each row includes a bitname and descriptive data field for each bit in the register, wherein the descriptive data field includes a bit type and one or more reset values;

logic for extracting the plurality of parameters from the product specification;

logic for storing the plurality of parameters in a testing data file;

logic for inputting the testing data file into a test bench system; and

logic for testing the development device.

Assignments (6)
RELEASE OF SECURITY INTEREST Recorded Oct 26, 2020
From: JEFFERIES FINANCE LLC
To: RPX CORPORATION
Reel/Frame 054486/0422 →
SECURITY INTEREST Recorded Jun 29, 2018
From: RPX CORPORATION
To: JEFFERIES FINANCE LLC
Reel/Frame 046486/0433 →
MERGER AND CHANGE OF NAME Recorded May 30, 2018
From: ADPT CORPORATION; ADAPTEC, INC.
To: ADPT CORPORATION
Reel/Frame 046268/0592 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2012
From: HUPPER ISLAND LLC
To: RPX CORPORATION
Reel/Frame 028142/0922 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 16, 2011
From: ADPT CORPORATION
To: HUPPER ISLAND LLC
Reel/Frame 026459/0871 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 14, 2004
From: LEE, DOUGLAS; KONG, FANYUN (MICHELLE); SPITZER, MARC; PACKER, JOHN
To: ADAPTEC, INC.
Reel/Frame 014909/0082 →