IP Library Granted Patent US 7,148,151
Granted Patent B2
US 7,148,151 · App. 10/759,180 · Granted Dec 12, 2006

Dry etching method, fabrication method for semiconductor device, and dry etching apparatus

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,148,151
App. No.
10/759,180
Granted
Dec 12, 2006
Kind
B2
Abstract

When etching is performed with respect to a silicon-containing material by using a dry etching apparatus having a dual power source, the application of bias power is initiated before oxidization proceeds at a surface of the silicon-containing material. Specifically, the application of the bias power is initiated before the application of source power is initiated. Alternatively, the source power and the bias power are applied such that the effective value of the source power reaches a second predetermined value after the effective value of the bias power reaches a first predetermined value.

Claims (16)

1. A method for fabricating a semiconductor device using a dry etching apparatus having a dual power source capable of independently controlling source power and bias power, the method comprising the steps of:

forming a mask pattern having an opening corresponding to a region to be formed with an isolation on a silicone substrate;

placing the silicon substrate formed with the mask pattern in the chamber;

introducing a process gas containing at least oxygen into the chamber in which the silicon substrate has been placed; and

forming a trench isolation in the silicon substrate by generating a plasma of the process gas with application of the source power, drawing ions from the plasma into the silicon substrate with application of the bias power, and thereby performing etching with respect to the silicon substrate,

wherein the step of forming the trench for isolation includes the step of initiating the application of the bias power before initiating the application of the source power, thereby initiating the application of the bias power before oxidization proceeds at an exposed portion of the silicon substrate.

2. The method of claim 1 , wherein the step of performing etching with respect to the silicon substrate, an etching speed of a silicon oxide film is one hundredth or less of an etching speed of silicon.

3. A method for fabricating a semiconductor device using a dry etching apparatus having a dual power source capable of independently controlling source power and bias power, the method comprising the steps of:

forming a conductive film containing at least silicon on a substrate;

forming a mask pattern covering a region to be formed with a gate electrode on the conductive film;

placing the substrate formed with the conductive film and with the mask pattern in the chamber;

introducing a process gas containing at least oxygen into the chamber in which the substrate has been placed; and

forming a gate electrode composed of the conductive film by generating a plasma of the process gas with application of the source power, drawing ions from the plasma into the conductive film with application of the bias power, and thereby performing etching with respect to the conductive film,

wherein the step of forming the gate electrode includes the step of initiating the application of the bias power before initiating the application of the source power, thereby initiating the application of the bias power before oxidization proceeds at an exposed portion of the conductive film.

4. The method of claim 3 , wherein the conductive film is a polysilicon film, an amorphous silicon film, or a suicide film.

5. The method of claim 3 , wherein the step of performing etching with respect to the conductive film, an etching speed of a silicon oxide film is one hundredth or less of an etching speed of silicon.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2020
From: PANNOVA SEMIC, LLC
To: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.
Reel/Frame 053755/0859 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 7, 2015
From: PANASONIC CORPORATION
To: PANNOVA SEMIC, LLC
Reel/Frame 036065/0273 →
CHANGE OF NAME Recorded Sep 19, 2014
From: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.
To: PANASONIC CORPORATION
Reel/Frame 033777/0873 →