IP Library Granted Patent US 7,567,399
Granted Patent B2
US 7,567,399 · App. 10/763,058 · Granted Jul 28, 2009

Signal processing method, signal processing circuit and information recording/regenerating apparatus

Assignee: Fujitsu Limited
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,567,399
App. No.
10/763,058
Granted
Jul 28, 2009
Kind
B2
Abstract

A partial response is utilized to record information on a medium and then regenerate the information from the medium. A regenerating system undergoes equalization including subjecting a regeneration signal from the medium to the convolution of (k−s·D) (where D is one (1) bit delay operator, and k and s are positive integer). Such convolution is performed in the regenerating system so that low-frequency band noises are reduced with an improved error rate. The information is decoded from the equalized signal by use of maximum-likelihood detection.

Claims (25)

1. A signal processing method utilizing a partial response to record information on a medium and then regenerate the information from the medium, comprising:

subjecting a record signal recorded on the medium to a convolution of (1-D) before a detecting process,

subjecting a regeneration signal from the medium to an equalizing process including the convolution of

(k−s·D)

where D: one (1) bit delay operator,

k, s: positive integer, and

k≧3, s≧2.

2. The signal processing method according to claim 1 , wherein the information is decoded from the equalized regeneration signal by use of maximum-likelihood detection.

3. A signal processing circuit utilizing a partial response to record and regenerate information on a medium comprising:

a signal recording regenerating system including,

a recording system subjecting a record signal recorded on the medium to the convolution of (1-D) before a detecting process; and

a regenerating system subjecting a regeneration signal from the medium to an equalizing process including the convolution of

(k−s·D)

where D: one (1) bit delay operator,

k, s: positive integer, and

k≧3, s≧2.

4. The signal processing circuit according to claim 3 , wherein the information is decoded from the equalized signal by use of maximum-likelihood detection.

5. a signal recording/regenerating apparatus utilizing a partial response to record and regenerate information on a medium comprising:

a recording system subjecting a record signal recorded on the medium to the convolution of (1-D) before a detecting process; and

a regenerating system subjecting a regeneration signal from the medium to an equalizing process including the convolution of

(k−s·D)

where D: one (1) bit delay operator,

k, s: positive integer, and

k≧3, s≧2.

6. The signal recording/regenerating apparatus according to claim 5 , wherein the information is decoded from the equalized signal by use of maximum-likelihood detection.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2009
From: FUJITSU LIMITED
To: TOSHIBA STORAGE DEVICE CORPORATION
Reel/Frame 023565/0179 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 19, 2004
From: UNO, HIROSHI; KASAI, KIICHIRO
To: FUJITSU LIMITED
Reel/Frame 015350/0474 →
Continuity (2)
Continuation PCTJP010650600 · Jul 27, 2001
Related Publication 20040169946A1 · Sep 2, 2004