IP Library Granted Patent US 6,979,845
Granted Patent B2
US 6,979,845 · App. 10/763,551 · Granted Dec 27, 2005

Semiconductor device in which punchthrough is prevented

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,979,845
App. No.
10/763,551
Granted
Dec 27, 2005
Kind
B2
Abstract

A semiconductor device includes a semiconductor region of a first conductive type. First and second regions of a second conductive type opposite to the first conductive type are provided in a surface of the semiconductor region in a predetermined interval. A third region of the first conductive type is provided between the first and second regions in the surface of the semiconductor region. A fourth region of the first conductive type is provided below the third region inside the semiconductor region to cover the whole of bottom of the third region at least.

Claims (53)

1. A semiconductor device comprising:

a semiconductor region of a first conductive type;

first and second regions of a second conductive type opposite to the first conductive type, wherein said first and second regions are provided in a surface of said semiconductor region in a predetermined interval;

a third region of said first conductive type which is provided between said first and second regions in said surface of said semiconductor region; and

a fourth region of said first conductive type which is provided below said third region inside said semiconductor region to cover the whole of bottom of said third region at least;

wherein a position of an impurity peak concentration of said fourth region into a depth direction is deeper than a peak position of an impurity concentration in each of said first and second regions into the depth direction;

wherein a minimum of an impurity peak concentration of said fourth region is (1−s)*1.4E16 (atom/cm 3 ), where said predetermined interval is a (μm).

2. A semiconductor device comprising:

a semiconductor region of a first conductive type;

first and second regions of a second conductive type opposite to the first conductive type, wherein said first and second regions are provided in a surface of said semiconductor region in a predetermined interval;

a third region of said first conductive type which is provided between said first and second regions in said surface of said semiconductor region; and

a fourth region of said first conductive type which is provided below said third region inside said semiconductor region to cover the whole of bottom of said third region at least;

wherein a position of an impurity peak concentration of said fourth region into a depth direction is deeper than a peak position of an impurity concentration in each of said first and second regions into the depth direction;

wherein the position of the impurity peak concentration in the fourth region into the depth direction is deeper in a range of 0.3 to 0.8 μm than that of the impurity peak concentration in each of said first and second regions.

3. The semiconductor device according to claim 2 , wherein a minimum of said impurity peak concentration of said fourth region is (1−s)*1.4E16 (atom/cm 3 ), where said predetermined interval is s (μm).

4. A semiconductor device comprising:

a semiconductor region of a first conductive type;

first and second regions of a second conductive type opposite to the first conductive type, wherein said first and second regions are provided in a surface of said semiconductor region in a predetermined interval;

a third region of said first conductive type which is provided between said first and second regions in said surface of said semiconductor region; and

a fourth region of said first conductive type which is provided below said third region inside said semiconductor region to cover the whole of bottom of said third region at least;

wherein a position of an impurity peak concentration of said fourth region into a depth direction is deeper than a peak position of an impurity concentration in each of said first and second regions into the depth direction;

wherein said impurity peak concentration of said fourth region becomes higher as said predetermined interval becomes narrower.

5. A semiconductor device comprising:

a semiconductor region of a first conductive type;

first and second regions of a second conductive type opposite to the first conductive type, wherein said first and second regions are provided in a surface of said semiconductor region in a predetermined interval;

a third region of said first conductive type which is provided between said first and second regions in said surface of said semiconductor region; and

a fourth region of said first conductive type which is provided below said first to third regions inside said semiconductor region to cover the whole bottoms of said first to third regions;

wherein a position of an impurity peak concentration of said fourth region into a depth direction is deeper than a peak position of an impurity concentration in each of said first and second regions into the depth direction;

wherein the position of the impurity peak concentration in the fourth region into the depth direction is deeper in a range of 0.3 to 0.8 μm than that of the impurity peak concentration in each of said first and second regions.

6. The semiconductor device according to claim 5 , wherein a minimum of said impurity peak concentration of said fourth region is (1−s)*1.4E16 (atom/cm 3 ), where said predetermined interval is s (μm).

7. A semiconductor device comprising:

a semiconductor region of a first conductive type;

first and second regions of a second conductive type opposite to the first conductive type, wherein said first and second regions are provided in a surface of said semiconductor region in a predetermined interval;

a third region of said first conductive type which is provided between said first and second regions in said surface of said semiconductor region; and

a fourth region of said first conductive type which is provided below said first to third regions inside said semiconductor region to cover the whole bottoms of said first to third regions;

wherein a position of an impurity peak concentration of said fourth region into a depth direction is deeper than a peak position of an impurity concentration in each of said first and second regions into the depth direction

wherein a minimum of said impurity peak concentration of said fourth region is (1−s)*1.4E16 (atom/cm 3 ), where said predetermined interval is s (μm).

8. A semiconductor device comprising:

a semiconductor region of a first conductive type;

first and second regions of a second conductive type opposite tote first conductive type, wherein said first and second regions are provided in a surface of said semiconductor region in a predetermined interval;

a third region of said first conductive type which is provided between said first and second regions in said surface of said semiconductor region; and

a fourth region of said first conductive type which is provided below said first to third regions inside said semiconductor region to cover the whole bottoms of said first to third regions;

wherein a position of an impurity peak concentration of said fourth region into a depth direction is deeper than a peak position of an impurity concentration in each of said first and second regions into the depth direction;

wherein said impurity peak concentration of said fourth region becomes higher as said predetermined interval becomes narrower.

9. A semiconductor device comprising:

a semiconductor region of a first conductive type;

first and second regions of a second conductive type opposite to the first conductive type, wherein said first and second regions are provided in a surface of said semiconductor region in a predetermined interval;

a third region of said first conductive type which is provided between said first and second regions in said surface of said semiconductor region;

a fourth region of said first conductive type which is provided below said third region inside said semiconductor region to cover the whole of bottom of said third region at least;

a first isolation film provided between said first region and said third region; and

a second isolation film provide between said second region and said third region.

10. The semiconductor device according to claim 9 , wherein said fourth region is provided to be separated away from said third region.

11. The semiconductor device according to claim 10 , wherein said fourth region is provided to be separated away from said first and second regions.

Assignments (2)
CHANGE OF NAME Recorded Dec 22, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025525/0136 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 23, 2004
From: KAWAGUCHI, HIROSHI; MIZUNO, RIKI
To: NEC ELECTRONICS CORPORATION
Reel/Frame 014928/0866 →