IP Library Granted Patent US 7,058,790
Granted Patent B2
US 7,058,790 · App. 10/786,604 · Granted Jun 6, 2006

Cascaded event detection modules for generating combined events interrupt for processor action

Assignee: PTS Corporation
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,058,790
App. No.
10/786,604
Granted
Jun 6, 2006
Kind
B2
Abstract

An eventpoint chaining apparatus for generalized event detection and action specification in a processing environment is described. In one aspect, the eventpoint chaining apparatus includes a first processor which has a programmable eventpoint module with an input trigger (InTrig) input. The first processing element detects an occurrence of a first processor event (p-event) and produces an OutTrigger (OT) signal. The eventpoint chaining apparatus also includes a second processor which has a programmable eventpoint module with an input trigger (InTrig) input which receives the OT signal from the first processing element. The second processing element detects an occurrence of a second p-event and produces, in response to the OT signal received from the first processing element and the detection of a second p-event, an eventpoint (EP) interrupt signal. The eventpoint chaining apparatus also includes a sequence processor interrupt control unit for receiving the EP interrupt signals indicating the occurrence of both the first and second p-events and causing a p-action in response to the occurrence of both the first and second p-events.

Claims (19)

1. An eventpoint chaining apparatus for generalized event detection and action specification in a processing environment comprising:

a first processing element having a programmable eventpoint module with an input trigger (InTrig) input, the first processing element detecting an occurrence of a first processor event (p-event) and producing an OutTrigger (OT) signal;

a second processing element having a programmable eventpoint module with an input trigger (InTrig) input which receives the OT signal from the first processing element, the second processing element detecting an occurrence of a second p-event and producing, in response to the OT signal received from the first processing element and the detected second p-event, an eventpoint (EP) interrupt signal; and

a sequence processor interrupt control unit for receiving the EP interrupt signals indicating the occurrence of both the first and second p-events and causing a processor action (p-action) in response to the occurrence of both the first and second p-events.

2. The apparatus of claim 1 wherein each of said eventpoint modules further comprises:

means for detecting a generalized processor event (p-event) comprising a change of state it is desirable to recognize; and

means for implementing a generalized processor action (p-action) in acknowledgement in response to the detection of the generalized p-event.

3. The apparatus of claim 1 wherein the first processing element is a sequence processor.

4. The apparatus of claim 1 wherein the first and second processing elements are array processor elements.

5. The apparatus of claim 1 wherein the first and second processing elements both further comprise a special purpose register (SPR) or registers for the storage of the eventpoint parameters.

6. The apparatus of claim 5 wherein eventpoints are separated into two basic classes, instruction eventpoints and data eventpoints and both classes of eventpoints are stored in the SPR file.

7. An eventpoint chaining apparatus for generalized event detection and action specification in a processing environment comprising:

a processing element having at least a first and a second programmable eventpoint module, each programmable eventpoint module having an input trigger (InTrig) input, a first output, and a second output;

the InTrig of the second eventpoint module connected to the first output of the first eventpoint module, the first programmable eventpoint module detecting an occurrence of a first processor event (p-event) and producing an OutTrigger (OT) signal over the first output of the first programmable eventpoint module; and

the second programmable eventpoint module receiving the OT signal over the InTrig input, detecting an occurrence of a second p-event and, in response to the received OT signal and detected second p-event, producing an eventpoint (EP) interrupt signal over the second output to cause a processor action (p-action) in response to the occurrence of both the first and second p-events.

8. The apparatus of claim 7 wherein the processing element is a sequence processor.

9. The apparatus of claim 7 wherein one eventpoint module is for an instruction eventpoint and the other eventpoint module is for a data eventpoint.

10. The apparatus of claim 7 wherein both eventpoint modules are for instruction eventpoints.

11. The apparatus of claim 7 wherein both eventpoint modules are for data eventpoints.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 29, 2006
From: PTS CORPORATION
To: ALTERA CORPORATION
Reel/Frame 018184/0423 →
Continuity (3)
Division 0959856600 · Jun 21, 2000
Provisional Application 6014024500 · Jun 21, 1999
Related Publication 20050125644A1 · Jun 9, 2005