IP Library Granted Patent US 7,634,707
Granted Patent B2
US 7,634,707 · App. 10/800,382 · Granted Dec 15, 2009

Error detection/correction method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,634,707
App. No.
10/800,382
Granted
Dec 15, 2009
Kind
B2
Abstract

A method for error detection and correction (EDC) includes: generating a complete EDC code in response to a data packet; distributing the complete EDC code among the data packet to create a plurality of bytes, each including a data portion from the data packet and an EDC code portion from the complete EDC code; storing the bytes in a memory module; retrieving the bytes from the memory module; forwarding the data portions of the bytes retrieved from the memory module to a requesting device; providing the data portions of the bytes retrieved from the memory module to an EDC functional block; providing the EDC code portions of the bytes retrieved from the memory module to the EDC functional block; and performing error checking and correction in the EDC functional block upon receiving the complete EDC code from the provided EDC code portions.

Claims (14)

1. A method for error detection and correction (EDC) in transferring data in a packet of bytes from a memory module to a requesting device comprising the steps of:

defining each byte of the packet to have an EDC code portion and a data portion, wherein each EDC code portion is a distributed portion of a complete EDC code;

storing said data portion and said EDC code portion of each byte of the packet in the memory module;

reading out said data portion and said EDC code portion of each byte of the packet from said memory module;

forwarding said data portion of each byte of the packet read from the memory module to said requesting device;

storing said EDC portion of each byte of the packet read from the memory module, and sending each said EDC portion to an EDC functional block when the complete EDC code is obtained;

copying said data portion of each byte of the packet read from the memory module, and sending each said data portion to said EDC functional block; and

performing error checking and correction in said EDC functional block when said EDC functional block receives the complete EDC code wherein said forwarding of said data portion is performed in parallel with said performing error checking and correction in said EDC functional block.

2. A method as in claim 1 , further comprising the following steps when an error is detected in said EDC functional block:

setting a flag and correcting said data;

writing the correct data back to said memory module; and

generating an interrupt to said requesting device for a later retransmission.

3. A method as in claim 1 , wherein each byte of a packet has 8 bits of data and 1 bit of a 8 bit EDC code and said EDC code is distributed among 8 bytes of each packet.

4. A method as in claim 1 , further comprising transmitting an interrupt to the requesting device if an error is detected in said EDC functional block, wherein the interrupt is transmitted after forwarding said data portion of each byte of the packet read from the memory module to said requesting device.

Assignments (1)
CHANGE OF NAME Recorded Apr 3, 2008
From: MONOLITHIC SYSTEM TECHNOLOGY, INC.
To: MOSYS, INC.
Reel/Frame 020741/0975 →