IP Library Granted Patent US 7,019,501
Granted Patent B2
US 7,019,501 · App. 10/806,150 · Granted Mar 28, 2006

DC/DC converter

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,019,501
App. No.
10/806,150
Granted
Mar 28, 2006
Kind
B2
Abstract

A DC/DC converter enabling an increase in frequency. The DC/DC converter includes a main transistor, a synchronization transistor, a control circuit, which controls the main transistor and the synchronization transistor, and a capacitor, which is charged to generate gate voltage for the main transistor. The control circuit includes a charging time setting circuit for setting the activation time of the main transistor and the synchronization transistor.

Claims (94)

1. A synchronous rectification type DC/DC converter comprising:

a main transistor;

a synchronization transistor connected in series to the main transistor;

a control circuit, connected to the main transistor and the synchronization transistor, for alternately activating the main transistor and the synchronization transistor for a predetermined activation time; and

a capacitor, connected to the control circuit and charged when the synchronization transistor is activated, for supplying the control circuit with charge voltage used to activate the main transistor;

the control circuit including a charging time setting circuit for setting the predetermined activation time of the main transistor and the synchronization transistor.

2. The DC/DC converter according to claim 1 , wherein the charging time setting circuit generates a pulse signal having a pulse width that is adjusted to ensure that the capacitor is charged for a sufficient charging time, the control circuit using the pulse signal to control the main transistor and the synchronization transistor.

3. The DC/DC converter according to claim 2 , wherein the charging time setting circuit adjusts the pulse width of the pulse signal so that the activation time of the synchronization transistor increases when the capacitor is not charged to a predetermined voltage.

4. The DC/DC converter according to claim 1 , wherein the DC/DC converter generates output voltage in accordance with voltage generated by the activation and inactivation of the main transistor and the synchronization transistor, the control circuit including:

an error amplification circuit for comparing the output voltage of the DC/DC converter with a reference voltage to generate an error signal;

a comparison circuit, connected to the error amplification circuit, for comparing the error signal with a triangular wave signal to generate a comparison pulse signal having a pulse width that is in accordance with the comparison;

a first output circuit, connected to the main transistor, for generating a first drive signal, provided to the main transistor, with a synthesized signal; and

a second output circuit, connected to the synchronization transistor, for generating a second drive signal, provided to the synchronization transistors with the synchronized signal;

the charging time setting circuit including:

a pulse generation circuit for receiving a reference pulse signal and generating a first pulse signal having one pulse for every predetermined number of pulses of the received reference pulse signal;

a pulse width setting circuit, connected to the pulse generation circuit, for generating a second pulse signal having a pulse width that is in accordance with the charging time of the capacitor by using the first pulse signal generated by the pulse generation circuit; and

a signal synthesizing circuit, connected to the comparison circuit and the pulse width setting circuit, for generating the synthesized signal by synthesizing the comparison pulse signal of the comparison circuit with the second pulse signal of the pulse width setting circuit.

5. The DC/DC converter according to claim 4 , wherein the control circuit includes an oscillation circuit, connected to the comparison circuit and the pulse generation circuit, for generating the triangular wave signal and the reference pulse signal.

6. The DC/DC converter according to claim 4 , wherein the pulse generation circuit stops generating the first pulse signal in response to a control signal.

7. The DC/DC converter according to claim 6 , wherein the charging time setting circuit includes a charge time determination circuit for determining whether the charging of the capacitor is sufficient and generates the control signal in accordance with the determination.

8. The DC/DC converter according to claim 7 , wherein the charge determination circuit compares the voltage of the capacitor with the reference voltage to determine whether the charging of the capacitor is sufficient.

9. The DC/DC converter according to claim 7 , wherein the charge determination circuit determines whether the charging of the capacitor is sufficient from the comparison pulse signal of the comparison circuit.

10. The DC/DC converter according to claim 7 , wherein the charge determination circuit compares the output voltage of the DC/DC converter with input voltage of the DC/DC converter to determine whether charging of the capacitor is sufficient.

11. The DC/DC converter according to claim 1 , wherein the DC/DC converter generates output voltage in accordance with voltage generated by the activation and inactivation of the main transistor and the synchronization transistor, the control circuit including:

an error amplification circuit for comparing the output voltage of the DC/DC converter with a reference voltage to generate an error signal;

a comparison circuit, connected to the error amplification circuit, for comparing the error signal with a triangular wave signal to generate a comparison pulse signal having a pulse width that is in accordance with the comparison;

a first output circuit, connected to the main transistor, for generating a first drive signal, provided to the main transistor, with a synthesized signal; and

a second output circuit, connected to the synchronization transistor, to generate a second drive signal, provided to the synchronization transistor, with the synchronized signal;

the charging time setting circuit including:

a pulse generation circuit for generating a first pulse signal having one pulse that appears whenever a predetermined time elapses;

a pulse width setting circuit, connected to the pulse generation circuit, for generating a second pulse signal having a pulse width that is in accordance with the time the capacitor is charged by using the first pulse signal generated by the pulse generation circuit; and

a signal synthesizing circuit, connected to the comparison circuit and the pulse width setting circuit, for generating the synthesized signal by synthesizing the comparison pulse signal of the comparison circuit with the second pulse signal of the pulse width setting circuit.

12. A synchronous rectification type DC/DC converter comprising:

a main transistor;

a synchronization transistor connected in series to the main transistor;

a control circuit, connected to the main transistor and the synchronization transistor, for alternately activating the main transistor and the synchronization transistor for a predetermined activation time;

a first capacitor, connected to the control circuit and charged when the synchronization transistor is activated, for supplying the control circuit with charge voltage used to activate the main transistor; and

a second capacitor connected in series to the first capacitor;

wherein the DC/DC converter generates output voltage in accordance with voltage generated by the activation and inactivation of the main transistor and the synchronization transistor, the control circuit including:

an error amplification circuit for comparing the output voltage of the DC/DC converter with a reference voltage to generate an error signal;

a comparison circuit, connected to the error amplification circuit, for comparing the error signal with a triangular wave signal to generate a comparison pulse signal having a pulse width that is in accordance with the comparison;

a pause period setting circuit, connected to the comparison circuit, for generating a first control signal and a second control signal in accordance with the comparison pulse signal of the comparison circuit so that the main transistor and the synchronization transistor are both inactivated during a predetermined period;

a first output circuit, connected to the pause period setting circuit and the main transistor, for generating a first drive signal, provided to the main transistor, with the first control signal;

a second output circuit, connected to the pause period setting circuit and the synchronization transistor, for generating a second drive signal, provided to the synchronization transistor, with the second control signal;

a signal synthesizing circuit, connected to the pause period setting circuit, for synthesizing the first control signal with a reference pulse signal to generate a synthesized signal; and

a third output circuit, connected to the signal synthesizing circuit, for pumping the second capacitor in accordance with the synthesized signal of the signal synthesizing circuit.

13. A synchronous rectification type DC/DC converter comprising:

a main transistor;

a synchronization transistor connected in series to the main transistor;

a first output circuit, connected to the main transistor, for generating a first drive signal to drive the main transistor in accordance with the synthesized signal, the first output circuit having a power supply terminal;

a second output circuit, connected to the synchronization transistor, for generating a second drive signal to drive the synchronization transistor in accordance with the synthesized signal;

a capacitor connected to the power supply terminal of the first output circuit and to a node between the main transistor and the synchronization transistor;

an error amplification circuit for comparing the output voltage of the DC/DC converter with a reference voltage to generate an error signal;

a comparison circuit, connected to the error amplification circuit, for comparing the error signal with a triangular wave signal to generate a comparison pulse signal having a pulse width that is in accordance with the comparison;

a pulse generation circuit for generating a one shot pulse signal at a predetermined time interval;

a pulse width setting circuit, connected to the pulse generation circuit, for generating a setting pulse signal having a pulse width that is in accordance with the time the capacitor is charged by using the one shot pulse signal generated by the pulse generation circuit; and

a signal synthesizing circuit, connected to the comparison circuit and the pulse width setting circuit, for generating the synthesized signal by synthesizing the comparison pulse signal of the comparison circuit with the setting pulse signal of the pulse width setting circuit.

14. A semiconductor device incorporating a DC/DC converter, the DC/DC converter comprising:

a main transistor;

a synchronization transistor connected in series to the main transistor;

a control circuit, connected to the main transistor and the synchronization transistor, for alternately activating the main transistor and the synchronization transistor for a predetermined activation time; and

a capacitor, connected to the control circuit and charged when the synchronization transistor is activated, for supplying the control circuit with charge voltage used to activate the main transistor;

the control circuit including a charging time setting circuit for setting the predetermined activation time of the main transistor and the synchronization transistor.

15. The semiconductor device according to claim 14 , wherein the charging time setting circuit generates a pulse signal having a pulse width that is adjusted to ensure that the capacitor is charged for a sufficient charging time, the control circuit using the pulse signal to control the main transistor and the synchronization transistor.

16. The semiconductor device according to claim 15 , wherein the charging time setting circuit adjusts the pulse width of the pulse signal so that the activation time of the synchronization transistor increases when the capacitor is not charged to a predetermined voltage.

17. A semiconductor device incorporating a DC/DC converter, the DC/DC converter comprising:

a main transistor;

a synchronization transistor connected in series to the main transistor;

a control circuit, connected to the main transistor and the synchronization transistor, for alternately activating the main transistor and the synchronization transistor for a predetermined activation time;

a first capacitor, connected to the control circuit and charged when the synchronization transistor is activated, for supplying the control circuit with charge voltage used to activate the main transistor; and

a second capacitor connected in series to the first capacitor;

wherein the DC/DC converter generates output voltage in accordance with voltage generated by the activation and inactivation of the main transistor and the synchronization transistor, the control circuit including:

an error amplification circuit for comparing the output voltage of the DC/DC converter with a reference voltage to generate an error signal;

a comparison circuit, connected to the error amplification circuit, for comparing the error signal with a triangular wave signal to generate a comparison pulse signal having a pulse width that is in accordance with the comparison;

a pause period setting circuit, connected to the comparison circuit, for generating a first control signal and a second control signal in accordance with the comparison pulse signal of the comparison circuit so that the main transistor and the synchronization transistor are both inactivated during a predetermined period;

a first output circuit, connected to the pause period setting circuit and the main transistor, for generating a first drive signal, provided to the main transistor, with the first control signal;

a second output circuit, connected to the pause period setting circuit and the synchronization transistor, for generating a second drive signal, provided to the synchronization transistor, with the second control signal;

a signal synthesizing circuit, connected to the pause period setting circuit, for generating a synthesized signal by synthesizing the first control signal with a reference pulse signal; and

a third output circuit, connected to the signal synthesizing circuit, for pumping the second capacitor in accordance with the synthesized signal of the signal synthesizing circuit.

18. An electronic device incorporating a DC/DC converter, the DC/DC converter comprising:

a main transistor;

a synchronization transistor connected in series to the main transistor;

a control circuit, connected to the main transistor and the synchronization transistor, for alternately activating the main transistor and the synchronization transistor for a predetermined activation time; and

a capacitor, connected to the control circuit and charged when the synchronization transistor is activated, for supplying the control circuit with charge voltage used to activate the main transistor;

the control circuit including a charging time setting circuit for setting the predetermined activation time of the main transistor and the synchronization transistor.

19. A battery pack for functioning as a power supply of a device, the battery pack comprising:

a DC/DC converter for generating charge voltage;

a battery connected to the DC/DC converter and charged by the charge voltage supplied from the DC/DC converter;

the DC/DC converter including:

a main transistor;

a synchronization transistor connected in series to the main transistor;

a control circuit, connected to the main transistor and the synchronization transistor, for alternately activating the main transistor and the synchronization transistor for a predetermined activation time; and

a capacitor, connected to the control circuit and charged when the synchronization transistor is activated, for supplying the control circuit with charge voltage used to activate the main transistor;

the control circuit including a charging time setting circuit for setting the predetermined activation time of the main transistor and the synchronization transistor.

Assignments (10)
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 25, 2019
From: CYPRESS SEMICONDUCTOR CORPORATION
To: MONTEREY RESEARCH, LLC
Reel/Frame 050829/0230 →
PARTIAL RELEASE OF SECURITY INTEREST IN PATENTS Recorded Sep 26, 2019
From: MUFG UNION BANK, N.A., AS COLLATERAL AGENT
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 050500/0112 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036038/0001 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 11, 2013
From: FUJITSU SEMICONDUCTOR LIMITED
To: SPANSION LLC
Reel/Frame 031205/0461 →
CHANGE OF NAME Recorded Jul 22, 2010
From: FUJITSU MICROELECTRONICS LIMITED
To: FUJITSU SEMICONDUCTOR LIMITED
Reel/Frame 024982/0245 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 12, 2008
From: FUJITSU LIMITED
To: FUJITSU MICROELECTRONICS LIMITED
Reel/Frame 021998/0645 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 23, 2004
From: DOGOME, HIROFUMI; TAKIMOTO, KYUICHI; TSUCHIYA, CHIKARA; MATSUMOTO, TAKASHI; OZAWA, HIDEKIYO
To: FUJITSU LIMITED
Reel/Frame 015126/0841 →