IP Library Granted Patent US 6,956,284
Granted Patent B2
US 6,956,284 · App. 10/814,532 · Granted Oct 18, 2005

Integrated circuit stacking system and method

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,956,284
App. No.
10/814,532
Granted
Oct 18, 2005
Kind
B2
Abstract

The present invention stacks integrated circuits (ICs) into modules that conserve PWB or other board surface area. In another aspect, the invention provides a lower capacitance memory expansion addressing system and method and preferably with the CSP stacked modules provided herein. In a preferred embodiment in accordance with the invention, a form standard provides a physical form that allows many of the varying package sizes found in the broad family of CSP packages to be used to advantage while employing a standard connective flex circuitry design. In a preferred embodiment, the form standard will be devised of heat transference material such as copper to improve thermal performance. In an alternative embodiment, the form standard may include a heat spreader portion with mounting feet. In a preferred embodiment of the memory addressing system, a high speed switching system selects a data line associated with each level of a stacked module to reduce the loading effect upon data signals in memory access.

Claims (27)

1. A high-density circuit module comprising:

a first CSP having a lateral perimeter and upper and lower major surfaces and a first and a second edge, the edges delineating a lateral extent for the upper major surface;

a second CSP being in an inverted stacked disposition relative to the first CSP, the second CSP having a lateral perimeter and upper and lower major surfaces;

a heat spreader element disposed partially between the first and second integrated circuits;

a first radiating form element disposed at least partially along a first portion of the lateral perimeter of the first CSP, a portion of the first radiating form element being thermally connected to the heat spreader element;

a flex circuit connecting the first and second CSPs and disposed to place a first portion of the flex circuit beneath the lower major surface of the first CSP and a second portion of the flex circuit above the second CSP.

2. The high-density circuit module of claim 1 further comprising a second radiating form element disposed at least partially along a second portion of the lateral perimeter of the second CSP, a portion of the second radiating form element being thermally connected to the heat spreader element.

3. The high-density circuit module of claim 1 in which the heat spreader element has at least one thermally conductive mount formed on an at least one edge of the heat spreader element.

4. The high-density circuit module of claim 3 in which the at least one thermally conductive mount extends outside the lateral extent of the first CSP to a level below the lower major surface of the first CSP.

5. The high-density circuit module of claim 3 in which the at least one thermally conductive mount is in thermal communication with a heat absorbing mounting surface on a circuit board.

6. A high-density circuit module comprising:

a first CSP having a lateral perimeter and a first and a second edge, the edges bounding upper and lower major surfaces to delineate a lateral extent for the upper major surface;

a second CSP being in an inverted stacked disposition relative to the first CSP, the second CSP having a lateral perimeter and upper and lower major surfaces;

at least one radiating form element disposed at least partially along the lateral perimeter of at least one of the first and second CSPs, a portion of the at least one radiating form element being thermally connected to the at least one of first and second CSPs;

a flex circuit connecting the first and second CSPs and disposed to place a first portion of the flex circuit beneath the lower major surface of the first CSP and a second portion of the flex circuit above the second CSP.

7. The high-density circuit module of claim 6 further comprising a heat spreader element between the first and second CSP.

8. The high-density circuit module of claim 6 in which the at least one radiating form element has voids therein to form heat radiating shapes in the radiating form element.

9. The high-density circuit module of claim 8 in which the heat radiating shapes are fins.

10. A high-density circuit module comprising:

a first CSP having a lateral perimeter and a first and a second edge, the edges bounding upper and lower major surfaces to delineate a lateral extent for the upper major surface;

a second CSP being in a stacked disposition relative to the first CSP, the second CSP having a lateral perimeter and upper and lower major surfaces;

a heat spreader element between the first and second integrated circuits, the heat spreader element having at least one thermally conductive mount extending from an at least one lateral edge thereof and thermally coupled to a heat-absorbing portion of a host system;

a flex circuit connecting the first and second CSPs and disposed to place a first portion of the flex circuit beneath the lower major surface of the first integrated circuit.

11. The high-density circuit module of claim 10 further comprising a form standard having a curved surface about which the flex circuit is partially wrapped.

12. A packaged high density integrated circuit module comprising a high-density circuit module as claimed in claim 1 , encased in a hermetically sealed package.

13. A packaged high density integrated circuit module comprising a high-density circuit module as claimed in claim 10 , encased in a hermetically sealed package.

14. A packaged high density integrated circuit module comprising a high-density circuit module as claimed in claim 6 , encased in a hermetically sealed package.

Assignments (5)
MERGER Recorded Dec 27, 2015
From: OVID DATA CO. LLC
To: TAMIRAS PER PTE. LTD., LLC
Reel/Frame 037373/0481 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 2, 2012
From: ENTORIAN TECHNOLOGIES INC.
To: OVID DATA CO. LLC
Reel/Frame 029389/0672 →
MERGER Recorded Oct 25, 2012
From: ENTORIAN TECHNOLOGIES L.P.
To: ENTORIAN GP LLC
Reel/Frame 029195/0048 →
MERGER Recorded Oct 25, 2012
From: ENTORIAN GP LLC
To: ENTORIAN TECHNOLOGIES INC.
Reel/Frame 029195/0114 →
CHANGE OF NAME Recorded Jan 26, 2010
From: STAKTEK GROUP, L.P.
To: ENTORIAN TECHNOLOGIES L.P.
Reel/Frame 023848/0062 →