IP Library Granted Patent US 6,952,030
Granted Patent B2
US 6,952,030 · App. 10/855,784 · Granted Oct 4, 2005

High-density three-dimensional memory cell

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,952,030
App. No.
10/855,784
Granted
Oct 4, 2005
Kind
B2
Abstract

A three dimensional monolithic memory comprising a memory cell allowing for increased density is disclosed. In the memory cell of the present invention, a bottom conductor preferably comprising tungsten is formed. Above the bottom conductor a semiconductor element preferably comprises two diode portions and an antifuse. Above the semiconductor element are additional conductors and semiconductor elements in multiple stones of memories. The arrangement of processing steps and the choice of materials decreases aspect ratio of each memory cell, improving the reliability of gap fill and preventing etch undercut.

Claims (12)

1. A three-dimensional memory cell, comprising:

a first conductor extending in a first direction;

a semiconductor element over the first conductor, the semiconductor element having a substantially cylindrical shape;

a second conductor above the semiconductor element, wherein the semiconductor element comprises a diode,

wherein the first conductor and the second conductor do not comprise silicon; and

a dielectric antifuse disposed between the semiconductor element and the second conductor or between the semiconductor element and the first conductor.

2. The memory cell of claim 1 , wherein at least one of the conductors comprises an adhesion layer and a conducting layer.

3. The memory cell of claim 2 , wherein the adhesion layer comprises TiN and the conducting layer comprises tungsten.

4. The memory cell of claim 3 , wherein the second conductor extends in a second direction different from the first direction.

5. The memory cell of claim 3 , wherein the second conductor functions as a conductor in an overlying memory cell.

6. The memory cell of claim 1 , wherein the antifuse is above the diode.

7. The memory cell of claim 1 , wherein the antifuse is below the diode.

Assignments (1)
CHANGE OF NAME Recorded May 25, 2016
From: SANDISK TECHNOLOGIES INC
To: SANDISK TECHNOLOGIES LLC
Reel/Frame 038813/0004 →