IP Library Granted Patent US 7,006,025
Granted Patent B2
US 7,006,025 · App. 10/861,340 · Granted Feb 28, 2006

Method for generating a reference current for sense amplifiers and corresponding generator

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,006,025
App. No.
10/861,340
Granted
Feb 28, 2006
Kind
B2
Abstract

A method is described for generating a reference current for sense amplifiers connected to cells of a memory matrix comprising the steps of generating a first reference current analog signal through a reference cell, performing an analog-to-digital conversion of the first analog signal into a reference current digital signal, sending the digital signal on a connection line to the sense amplifiers, and performing a digital-to-analog conversion of the digital signal into a second reference current analog signal to be applied as reference current to the sense amplifiers.

Claims (29)

1. A method for generating a reference current for sense amplifiers connected to cells of a memory matrix comprising the steps of:

generating a first reference current analog signal through a reference cell;

wherein that it further comprises the steps of:

performing an analog-to-digital conversion of said first analog signal into a reference current digital signal;

sending said digital signal on a connection line to said sense amplifiers; and

performing a digital-to-analog conversion of said digital signal into a second reference current analog signal to be applied as reference current to said sense amplifiers.

2. A generation method according to claim 1 , further providing a periodical updating step of said digital signal.

3. A generation method according to claim 2 , wherein said periodical updating step comprises the following steps of:

turning said reference cell on and reading a reference current through said sense amplifiers;

generating a digital signal through a state machine;

performing a digital-to-analog conversion of said digital signal to generate a third reconstructed current analog signal;

comparing said reference current of said reference cell with said third reconstructed current analog signal;

increasing and/or decreasing said digital signal until a commutation of a signal output from said sense amplifier; and

sending said digital signal on said connection line and allocation of said digital signal as value of said digital signal.

4. A generation method according to claim 2 , wherein said periodical updating step is performed at such a frequency as to pursue environmental temperature and bias changes undergone by said cells of said memory matrix.

5. A generation method according to claim 4 , wherein said periodical updating step is performed at a frequency of an update per second.

6. A generation method according to claim 1 , wherein said analog-to-digital conversion step comprises a 4-bit conversion with quantization on 16 levels.

7. A generator of a reference current for sense amplifiers connected to cells of a memory matrix, said generator being connected to a reference cell effective to provide a reference current analog signal and comprising:

an analog-to-digital conversion block inserted between said reference cell and a connection line and effective to perform a conversion of said reference current analog signal in a digital conversion signal of the reference current sent on said one connection line; and

a digital-to-analog conversion block inserted between said connection line and said sense amplifiers and effective to perform a conversion of said digital signal received from said connection line into a reference current analog signal to be applied to said sense amplifiers.

8. A generator according to claim 7 , further comprising at least a first dedicated line connected to said analog-to-digital and digital-to-analog conversion blocks and effective to provide a voltage reference.

9. A generator according to claim 7 , further comprising at least a second dedicated line connected to said analog-to-digital and digital-to-analog conversion blocks and effective to provide a band-gap reference signal.

10. A generator according to claim 9 , further comprising at least a band-gap generator connected to said second dedicated line.

11. A generator according to claim 7 , further comprising an updating circuit of said reference current digital signal connected between said sense amplifiers and said connection line, said updating circuit comprising a state machine effective to generate a digital signal applied to said digital-to-analog conversion block, effective in turn to provide a reconstructed current analog signal.

12. A generator according to claim 11 , wherein said updating circuit causes a turn on of said reference cell, a reading of a corresponding reference current by said sense amplifiers and a comparison of said reference current with said reconstructed current analog signal and in that said state machine increases and/or decreases said digital signal until a commutation of a signal output from said sense amplifiers is performed.

13. A generator according to claim 12 , wherein said state machine sends, in correspondence with said commutation of a signal output from said sense amplifiers, said digital signal on said connection line, allocating it as updated value of said digital signal.

14. A generator according to claim 12 , wherein said updating circuit turns said reference cell on and it periodically updates said value of said digital signal with predetermined frequency.

15. A generator according to claim 14 , wherein said updating circuit provides such a frequency as to pursue environmental temperature and bias changes undergone by said cells of said memory matrix.

16. A generator according to claim 14 , wherein said updating circuit provides a frequency of an update per second.

Assignments (7)
RELEASE OF SECURITY INTEREST Recorded Oct 9, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 050937/0001 →
RELEASE OF SECURITY INTEREST Recorded Aug 23, 2018
From: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
To: MICRON TECHNOLOGY, INC.
Reel/Frame 047243/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST. Recorded Jun 8, 2017
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 043079/0001 →
PATENT SECURITY AGREEMENT Recorded Jun 2, 2016
From: MICRON TECHNOLOGY, INC.
To: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT
Reel/Frame 038954/0001 →
SECURITY INTEREST Recorded May 12, 2016
From: MICRON TECHNOLOGY, INC.
To: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Reel/Frame 038669/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 3, 2013
From: STMICROELECTRONICS, S.R.L. (FORMERLY KNOWN AS SGS-THMSON MICROELECTRONICS S.R.L.)
To: MICRON TECHNOLOGY, INC.
Reel/Frame 031796/0348 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 5, 2004
From: SCHIPPERS, STEFAN; VIMERCATI, DANIELE; BOLANDRINA, EFREM
To: STMICROELECTRONICS S.R.L.
Reel/Frame 015856/0235 →