IP Library Granted Patent US 7,009,863
Granted Patent B2
US 7,009,863 · App. 10/864,151 · Granted Mar 7, 2006

Memory module with integrated bus termination

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,009,863
App. No.
10/864,151
Granted
Mar 7, 2006
Kind
B2
Abstract

A memory module includes a memory device, a connector, a plurality of lines coupling the memory device and the connector, and termination circuitry coupled to at least a subset of the lines. A method for terminating a memory bus includes providing at least two expansion sockets coupled to the memory bus; interfacing two expansion memory modules including termination circuitry with the expansion sockets; and disabling the termination circuitry for one of the expansion memory modules.

Claims (12)

1. A method for terminating a memory bus, comprising:

providing at least two expansion sockets coupled to the memory bus;

interfacing two expansion memory modules including termination circuitry to the expansion sockets; and

disabling the termination circuitry associated with one of the expansion memory modules.

2. The method of 1 , wherein disabling the termination circuitry further comprises setting a switch on one of the expansion memory modules.

3. The method of 1 , wherein disabling the termination circuitry further comprises providing a termination disable signal to one of the expansion memory modules.

4. A method, for terminating a memory bus, comprising:

providing a connector coupled to said memory bus;

providing a plurality of lines that couple said memory bus to said connector;

interfacing said connector with a termination circuitry; and

generating a termination voltage signal to terminate a subset of said plurality of lines using said termination circuitry.

5. The method of claim 4 , further comprising providing a pull-up resistor coupled between each of said subset of said plurality of lines.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 4, 2010
From: MICRON TECHNOLOGY, INC.
To: ROUND ROCK RESEARCH, LLC
Reel/Frame 023786/0416 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 9, 2004
From: KHATRI, DIRGHA; COX, DAIL ROBERT; JOHNSON, CHRISTOPHER S.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 015455/0484 →