IP Library Granted Patent US 7,227,554
Granted Patent B2
US 7,227,554 · App. 10/874,471 · Granted Jun 5, 2007

Method and system for providing accelerated video processing in a communication device

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,227,554
App. No.
10/874,471
Granted
Jun 5, 2007
Kind
B2
Abstract

Providing accelerated video processing in a communication device may comprise receiving video data from a video source on a chip, determining a first format for at least a portion of the received video data, and determining a second format of at least a remaining portion of the received video data. At least a portion of the received video data having the first format may be routed to a first device for processing and at least a remaining portion of the received video data having the second format may be routed to a second device for processing. The portion of the received video data with the first format may comprise RGB format, while the remaining portion of the received video data with the second format comprises YUV format. The received video data comprises images with alternating video formats, which are accordingly routed to the first or second device for processing.

Claims (42)

1. A method for accelerating processing of video data, the method comprising:

receiving on a chip video data from a video source, said video data comprising a plurality of portions;

determining a first format for a first portion of said received video data;

determining a second format for a second portion subsequent to said first portion of said received video data;

routing said first portion of said received video data having said first format to a first device for display; and

routing said second portion of said received video data having said second format to a second device for processing.

2. The method according to claim 1 , further comprising routing said first portion of said received video data having said first format to a display device.

3. The method according to claim 1 , further comprising routing said second portion of said received video data having said second format to a compression/decompression (CODEC) device.

4. The method according to claim 3 , further comprising direct memory access (DMA) transferring said second portion of said received video data to said compression/decompression (CODEC) device.

5. The method according to claim 1 , wherein said first portion of said received video data with said first format comprises RGB format.

6. The method according to claim 1 , wherein said second portion of said received video data with said second format comprises YUV format.

7. The method according to claim 1 , wherein said received video data comprises images with alternating video formats.

8. The method according to claim 1 , wherein said received video data is transmitted from at least one video source that generates successive images having at least two alternating video formats.

9. A machine-readable storage having stored thereon, a computer program having at least one code section for providing accelerated video processing of video, the at least one code section being executable by a machine for causing the machine to perform steps comprising:

receiving on a chip video data from a video source, said video data comprising a plurality of portions;

determining a first format for a first portion of said received video data;

determining a second format for a second portion subsequent to said first portion of said received video data;

routing said first portion of said received video data having said first format to a first device for display; and

routing said second portion of said received video data having said second format to a second device for processing.

10. The machine-readable storage according to claim 9 , further comprising code for routing said first portion of said received video data having said first format to a display device.

11. The machine-readable storage according to claim 9 , further comprising code for routing said second portion of said received video data having said second format to a compression/decompression (CODEC) device.

12. The machine-readable storage according to claim 11 , further comprising code for direct memory access (DMA) transferring said second portion of said received video data to said compression/decompression (CODEC) device.

13. The machine-readable storage according to claim 9 , wherein said first portion of said received video data with said first format comprises RGB format.

14. The machine-readable storage according to claim 9 , wherein said second portion of said received video data with said second format comprises YUV format.

15. The machine-readable storage according to claim 9 , wherein said received video data comprises images with alternating video formats.

16. The machine-readable storage according to claim 9 , wherein said received video data is transmitted from at least one video source that generates successive images having at least two alternating video formats.

17. A system for accelerating processing of video data, the system comprising:

at least one processor that receives on a chip video data from a video source, said video data comprising a plurality of portions;

said at least one processor determines:

a first format for a first portion of said received video data; and

a second format of a second portion of said received video data; and

said at least one processor routes:

said first portion of said received video data having said first format to a first device for display; and

said second portion of said received video data having said second format to a second device for processing.

18. The system according to claim 17 , wherein said at least one processor routes said first portion of said received video data having said first format to a display device.

19. The system according to claim 17 , wherein said at least one processor routes said second portion of said received video data having said second format to a compression/decompression (CODEC) device.

20. The system according to claim 19 , further comprising a direct memory access controller that direct memory access (DMA) transfers said second portion of said received video data to said compression/decompression (CODEC) device.

21. The system according to claim 19 , further comprising a direct memory access controller that transfers said second portion of said received video data between said compression/decompression (CODEC) device and a memory.

22. The system according to claim 19 , wherein said first portion of said received video data with said first format comprises RGB format.

23. The system according to claim 19 , wherein said second portion of said received video data with said second format comprises YUV format.

24. The system according to claim 17 , wherein said received video data comprises images with alternating video formats.

25. The system according to claim 17 , wherein said received video data is transmitted from at least one video source that generates successive images having at least two alternating video formats.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: BROADCOM CORPORATION
Reel/Frame 041712/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 1, 2017
From: BROADCOM CORPORATION
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041706/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: BROADCOM CORPORATION
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037806/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 18, 2004
From: LI, JOY
To: BROADCOM CORPORATION
Reel/Frame 015072/0079 →