Multi-port memory device having serial I/O interface
View Patent ↗The multi-port memory device includes a plurality of ports supporting serial I/O interface, and the plurality of ports includes a transmission pad and a reception pad. The multi-port memory device includes: a memory core; a control block for generating an internal command signal, an internal address and a control signal, which correspond to the command and are necessary for an operation of the memory core, using commands and addresses inputted to the plurality of ports packet form; and a mode selection block for combining signals applied to plurality of mode selection pads and generating a test mode flag signal, in which I/O data assigned to the transmission pad and the reception pad in a test mode in response to the test mode flag signal are exchanged with the memory core through the ports.
1. A multi-port memory device comprising a plurality of ports supporting a serial I/O interface, the plurality of ports including a transmission pad and a reception pad, the multi-port memory device comprising:
a memory core;
a control means for generating an internal command signal, an internal address and a control signal, which correspond to the command and are necessary for an operation of the memory core, using commands and addresses inputted to the plurality of ports in a packet form; and
a mode selection means for combining signals applied to a plurality of mode selection pads and generating a test mode flag signal,
wherein I/O data assigned to the transmission pad and the reception pad in a test mode in response to the test mode flag signal are exchanged with the memory core through the ports, and the command, the address and the control signal assigned to the transmission pad and the reception pad in the test mode are bypassed at the control means and provided to the memory core.
2. The multi-port memory device as recited in claim 1 , further comprising:
an entry input pad allocated to an MRS command for providing a reliability test in the test mode; and
a test logic for providing a plurality of test modes for the memory core in response to the MRS command applied to the entry input pad and the address bypassed at the control means.
3. The multi-port memory device as recited in claim 1 , further comprising a summation logic for summing the command and the address bypassed at the control means in the test mode in response to the test mode flag signal in order to check a bypass stability.
4. The multi-port memory device as recited in claim 3 , further comprising a wafer test pad for outputting an output of the summation logic to an exterior.
5. The multi-port memory device as recited in claim 1 , wherein the control means performs a buffering operation during a process of bypassing the command, the address and the control signal, which are assigned to the transmission pad and the reception pad in the test mode, and provides the buffered signals as an internal command signal, an internal address signal and an internal control signal to the memory core, the internal command signal, the internal address signal and the internal control signal being not used at the same time.