IP Library Granted Patent US 7,052,981
Granted Patent B2
US 7,052,981 · App. 10/880,017 · Granted May 30, 2006

Ion implantation method

Assignee: Hynix Semiconductor Inc.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,052,981
App. No.
10/880,017
Granted
May 30, 2006
Kind
B2
Abstract

Disclosed is an ion implantation method capable of preventing a channeling phenomenon caused by a lattice structure of a semiconductor substrate. The ion implantation method includes the steps of forming a predetermined mask pattern on the semiconductor substrate, performing an ion implantation process with respect to the semiconductor substrate exposed by the predetermined mask without forming a tilt angle, thereby forming an impurity area in the semiconductor substrate, and applying vibration to a lattice structure of the semiconductor substrate when the ion implantation process is carried out with respect to the semiconductor substrate.

Claims (22)

1. An ion implantation method for forming an impurity area in a semiconductor substrate by implanting ions into the semiconductor substrate, the ion implantation method comprising the steps of:

i) forming a predetermined mask pattern on the semiconductor substrate;

ii) performing an ion implantation process with respect to the semiconductor substrate exposed by the predetermined mask without forming a tilt angle, thereby forming the impurity area in the semiconductor substrate; and

iii) applying vibration to a lattice structure of the semiconductor substrate when the ion implantation process is carried out with respect to the semiconductor substrate.

2. The ion implantation method as claimed in claim 1 , wherein the vibration is created by selectively applying one of a heat source, a light source and a physical pulse to the semiconductor substrate or simultaneously applying all of the heat source, light source and physical pulse to the semiconductor substrate.

3. The ion implantation method as claimed in claim 2 , wherein the heat source has a temperature less than 210° C.

4. The ion implantation method as claimed in claim 2 , wherein the light source has a wavelength less than 0.75 μm and more than 10 nm.

5. The ion implantation method as claimed in claim 2 , wherein the physical pulse is created by means of mega band or ultra band ultrasonic waves.

6. The ion implantation method as claimed in claim 2 , wherein the light source and the physical pulse are applied to a front surface or a rear surface of the semiconductor substrate.

7. The ion implantation method as claimed in claim 2 , wherein amplitude of the vibration is adjustable by varying frequencies of the physical pulse.

8. An ion implantation method for forming an impurity area in a semiconductor substrate by implanting ions into the semiconductor substrate, the ion implantation method comprising the steps of:

i) forming a predetermined mask pattern on the semiconductor substrate;

ii) implanting inert gas into the semiconductor substrate exposed by the predetermined mask pattern;

ii) performing an ion implantation process with respect to the semiconductor substrate exposed by the predetermined mask without forming a tilt angle, thereby forming the impurity area in the semiconductor substrate; and

iv) applying vibration to a lattice structure of the semiconductor substrate when the ion implantation process is carried out with respect to the semiconductor substrate.

9. The ion implantation method as claimed in claim 8 , wherein the inert gas includes one selected from the group consisting of He, Ne, Ar, Xe and Rn.

10. The ion implantation method as claimed in claim 8 , wherein the vibration is created by selectively applying one of a heat source, a light source and a physical pulse to the semiconductor substrate or simultaneously applying all of the heat source, light source and physical pulse to the semiconductor substrate.

11. The ion implantation method as claimed in claim 10 , wherein the light source has a wavelength less than 0.75 μm and more than 10 nm.

12. The ion implantation method as claimed in claim 10 , wherein the heat source has a temperature less than 210° C.

13. The ion implantation method as claimed in claim 10 , wherein the physical pulse is created by means of mega band or ultra band ultrasonic waves.

14. The ion implantation method as claimed in claim 10 , wherein the light source and the physical pulse are applied to a front surface or a rear surface of the semiconductor substrate.

15. The ion implantation method as claimed in claim 10 , wherein amplitude of the vibration is adjustable by varying frequencies of the physical pulse.

Assignments (3)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 9, 2014
From: SK HYNIX INC
To: INTELLECTUAL DISCOVERY CO., LTD.
Reel/Frame 032421/0488 →
CHANGE OF NAME Recorded Mar 9, 2014
From: HYNIX SEMICONDUCTOR, INC.
To: SK HYNIX INC
Reel/Frame 032421/0496 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 29, 2004
From: ROUH, KYOUNG BONG; JIN, SEUNG WOO; KIM, BONG SOO
To: HYNIX SEMICONDUCTOR INC.
Reel/Frame 015536/0458 →
Priority Claims (1)
KR 10-2003-0064358 · Sep 17, 2003 · national
Continuity (1)
Related Publication 20050059226A1 · Mar 17, 2005