IP Library Granted Patent US 6,870,384
Granted Patent B1
US 6,870,384 · App. 10/884,836 · Granted Mar 22, 2005

Test instrument with multiple analog modules

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,870,384
App. No.
10/884,836
Granted
Mar 22, 2005
Kind
B1
Abstract

An analog test instrument used in an apparatus for testing electronic devices has multiple analog modules for supplying test signals to analog pins of a device under test and receiving response signals from the analog pins. The analog modules may be of the same type or of different types. The analog test instrument also has programmable devices that control in an independent manner the triggering, clocking, and generation of the test signals supplied by each of the analog modules, so that test signals of various timings, speeds and waveforms may be generated.

Claims (36)

1. An analog test instrument used in an apparatus for testing electronic devices, comprising:

a motherboard including sections for at least two analog modules, a power module for supplying power to the analog modules, and a programmable device for supplying data signals to the analog modules;

a first analog module positioned in one of said sections for generating a test signal to be supplied to an analog pin of a device under test upon receipt of data signals from the programmable device and a first clock signal; and

a second analog module positioned in another one of said sections for generating a test signal to be supplied to another analog pin of the device under test upon receipt of data signals from the programmable device and a second clock signal,

wherein the clock signals are supplied to the first and second analog modules under control of the programmable device.

2. The analog test instrument according to claim 1 , wherein the motherboard further includes a first digital clock generator for producing the first clock signal and a second digital clock generator for producing the second clock signal.

3. The analog test instrument according to claim 2 , wherein the motherboard further includes an analog clock generator for producing an analog clock that is also supplied to the first and second analog modules.

4. The analog test instrument according to claim 1 , further comprising a bus interface programmable device that is synchronized with other instruments of said apparatus, wherein said programmable device supplies data signals to the first and second analog modules and controls the timing of the first and second clock signals supplied to the first and second analog modules, respectively, under the control of the bus interface programmable device.

5. The analog test instrument according to claim 1 , further comprising:

a third analog module positioned in a third one of said sections for generating a test signal to be supplied to a third analog pin of a device under test upon receipt of data signals from the programmable device and a third clock signal; and

a fourth analog module positioned in a fourth one of said sections for generating a test signal to be supplied to a fourth analog pin of the device under test upon receipt of data signals from the programmable device and a fourth clock signal,

wherein said motherboard includes another programmable device for supplying data signals to the third and fourth analog modules, and the clock signals are supplied to the third and fourth analog modules under control of said another programmable device.

6. The analog test instrument according to claim 1 , wherein the first and second analog modules comprise different circuitry.

7. The analog test instrument according to claim 1 , wherein the power module is connected separately to the first and second analog modules to supply power to the first and second analog modules independently from one another.

8. A motherboard for an analog test instrument used in an apparatus for testing electronic devices, comprising:

at least two sections on each of which an analog module is to be mounted;

a power module for supplying power to the analog modules to be mounted;

a programmable device for supplying data signals to the analog modules to be mounted and for controlling clock signals supplied to the analog modules to be mounted; and

a time measurement unit for performing timing calibration on the analog modules to be mounted.

9. The motherboard according to claim 8 , further comprising a parametric measurement unit for performing voltage calibration on the analog modules to be mounted.

10. The motherboard according to claim 9 , further comprising an analog clock that the time measurement unit uses for the timing calibration.

11. The motherboard according to claim 8 , further comprising another programmable device, wherein said programmable device supplies data signals to the analog modules to be mounted under the control of said another programmable device.

12. The motherboard according to claim 11 , further comprising a clock divider connected to a main clock of said apparatus for testing electronic devices, wherein the clock divider distributes clock signals to said programmable device, said another programmable device, and said time measurement unit.

13. The motherboard according to claim 8 , further comprising first and second power supply lines for supplying power from the power module to first and second ones of the analog modules to be mounted, respectively.

14. An apparatus for testing electronic devices, comprising:

a device power supply for supplying power to a device under test;

digital instruments for supplying test signals to digital pins of the device under test; and

at least one analog instrument for supplying test signals to analog pins of the device under test,

wherein said analog instrument includes first and second analog modules for generating the test signals for said analog pins of the device under test and a programmable device that is synchronized with, and connected over a system bus to, the digital instruments and any other analog instruments, and

wherein said programmable device controls the supply of data signals and clock signals to the analog modules in response to test instructions received over the system bus.

15. The apparatus according to claim 14 , wherein the analog test instrument further includes a second programmable device for selecting and supplying waveform data to be supplied to the first and second analog modules.

16. The apparatus according to claim 15 , wherein the analog test instrument further includes a first digital clock generator for producing a first clock signal, in response to which the first analog module generates test signals for a first one of said analog pins, and a second digital clock generator for producing a second clock signal, in response to which the second analog module generates test signals for a second one of said analog pins.

17. The apparatus according to claim 16 , wherein the first and second digital clock generators are under the control of said second programmable device.

18. The apparatus according to claim 17 , wherein the first and second clock signals are at different speeds.

19. The apparatus according to claim 14 , wherein the first and second analog modules comprises different circuitry.

20. The apparatus according to claim 14 , wherein the analog test instrument further includes a power module that distributes power to the first and second analog modules independently from one another.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE INCORRECT PATENT NUMBER 7261561 AND REPLACE WITH PATENT NUMBER 7231561 PREVIOUSLY RECORDED ON REEL 034660 FRAME 0188. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY AGREEMENT. Recorded Feb 11, 2016
From: XCERRA CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 037824/0372 →
SECURITY AGREEMENT Recorded Dec 18, 2014
From: XCERRA CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 034660/0188 →
RELEASE OF SECURITY INTEREST IN UNITED STATES PATENTS Recorded Dec 18, 2014
From: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
To: XCERRA CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
Reel/Frame 034660/0394 →
CHANGE OF NAME Recorded May 27, 2014
From: LTX-CREDENCE CORPORATION
To: XCERRA CORPORATION
Reel/Frame 033032/0768 →
SECURITY AGREEMENT Recorded Jan 17, 2014
From: LTX-CREDENCE CORPORATION; EVERETT CHARLES TECHNOLOGIES LLC
To: SILICON VALLEY BANK, AS ADMINISTRATIVE AGENT
Reel/Frame 032086/0476 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 2, 2004
From: RICCA, PAOLO DALLA
To: CREDENCE SYSTEMS CORPORATION
Reel/Frame 015556/0618 →