IP Library Granted Patent US 7,045,762
Granted Patent B2
US 7,045,762 · App. 10/900,185 · Granted May 16, 2006

Photocurrent-to-voltage conversion apparatus including non-diode-connected clamping MOS transistor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,045,762
App. No.
10/900,185
Granted
May 16, 2006
Kind
B2
Abstract

In a photocurrent-to-voltage conversion apparatus for converting a photocurrent flowing through a light receiving element into a detection voltage, an amplifier, a feedback resistor and a clamping MOS transistor are provided. The amplifier has an input connected to the light receiving element and an output for generating the detection voltage, and includes (2n+1) inverter stages connected in series where n is 1, 2 . . . . The feedback resistor and the clamping transistor are connected between the output and input of the amplifier. The clamping MOS transistor is controlled by an output voltage of a non-final inverter one of the inverter stages.

Claims (43)

1. A photocurrent-to-voltage conversion apparatus for converting a photocurrent flowing through a light receiving element into a detection voltage, comprising:

an amplifier having an input connected to said light receiving element and an output for generating said detection voltage, said amplifier including (2n+1) inverter stages connected in series where n is 1, 2 . . . ;

a feedback resistor connected between the output and input of said amplifier; and

a clamping MOS transistor connected between the output and input of said amplifier and being controlled by an output voltage of a non-final inverter one of said inverter stages.

2. The photocurrent-to-voltage conversion apparatus as set forth in claim 1 , wherein said light receiving element comprises a reversely-biased photodiode.

3. The photo current-to-voltage conversion apparatus as set forth in claim 1 , wherein said non-final inverter stage comprises an m-th inverter stage of said inverter stages where m is 2, 4, . . . , 2n, so that an absolute value of a gate-to-source voltage of said clamping MOS transistor is larger than an absolute value of a drain-to-source voltage of said clamping MOS transistor.

4. The photocurrent-to-voltage conversion apparatus as set forth in claim 3 , wherein said clamping MOS transistor comprises a clamping P-channel enhancement-type MOS transistor whose gate is connected to an output of said m-th inverter stage, and

wherein each of said inverter stages comprises a constant current source and an N-channel enhancement-type MOS transistor connected in series between a power supply terminal and a ground terminal.

5. The photocurrent-to-voltage conversion apparatus as set forth in claim 3 , wherein said clamping MOS transistor comprises a clamping N-channel enhancement-type MOS transistor whose gate is connected to an output of said m-th inverter stage, and

wherein each of said inverter stages comprises a P-channel enhancement-type MOS transistor and a constant current source connected in series between a power supply terminal and a ground terminal.

6. The photocurrent-to-voltage conversion apparatus as set forth in claim 1 , wherein said non-final inverter stage comprises an m-th inverter stage of said inverter stages where m is 1, 3, . . . , 2n−1, so that an absolute value of a gate-to-source voltage of said clamping MOS transistor is smaller than an absolute value of a drain-to-source voltage of said clamping MOS transistor.

7. The photocurrent-to-voltage conversion apparatus as set forth in claim 6 , wherein said clamping MOS transistor comprises a clamping P-channel enhancement-type MOS transistor whose gate is connected to an output of said m-th inverter stage, and

wherein each of said inverter stages comprises a constant current source and an N-channel enhancement-type MOS transistor connected in series between a power supply terminal and a ground terminal.

8. The photocurrent-to-voltage conversion apparatus as set forth in claim 6 , wherein said clamping MOS transistor comprises a clamping N-channel enhancement-type MOS transistor whose gate is connected to an output of said m-th inverter stage, and

wherein each of said inverter stages comprises a P-channel enhancement-type MOS transistor and a constant current source connected in series between a power supply terminal and a ground terminal.

9. The photocurrent-to-voltage conversion apparatus as set forth in claim 6 , wherein said clamping MOS transistor comprises a clamping N-channel enhancement-type MOS transistor whose gate is connected to an output of said m-th inverter stage, and

wherein each of said inverter stages comprises a constant current source and an N-channel enhancement-type MOS transistor connected in series between a power supply terminal and a ground terminal.

10. The photocurrent-to-voltage conversion apparatus as set forth in claim 6 , wherein said clamping MOS transistor comprises a clamping P-channel enhancement-type MOS transistor whose gate is connected to an output of said m-th inverter stage, and

wherein each of said inverter stages comprises a P-channel enhancement-type MOS transistor and a constant current source connected in series between a power supply terminal and a ground terminal.

11. A photocurrent-to-voltage conversion apparatus for converting a photocurrent flowing through a reversely-biased photodiode having a grounded anode and a cathode into a detection voltage, comprising:

an operational amplifier having an inverting input connected to the cathode of said photodiode, a grounded non-inverting input and an output for generating said detection voltage, said operational amplifier including (2n+1) inverter stages each formed by a constant current source and an N-channel enhancement-type MOS transistor connected in series between a power supply terminal and a ground terminal;

a negative feedback resistor connected between the output and inverting input of said operational amplifier; and

a clamping P-channel enhancement-type MOS transistor connected between the output and inverting input of said operational amplifier, a gate of said clamping P-channel enhancement type MOS transistor being connected to an output of an m-th inverter one of said inverter stage where m is 2, 4, . . . , 2n, so that an absolute value of a gate-to-source voltage of said clamping P-channel enhancement-type MOS transistor is larger than an absolute value of a drain-to-source voltage of said clamping P-channel enhancement-type MOS transistor.

12. A photocurrent-to-voltage conversion apparatus for converting a photocurrent flowing through a reversely-biased photodiode having an anode and a cathode connected to a positive power supply terminal into a detection voltage, comprising:

an operational amplifier having an inverting input connected to the anode of said photodiode, a grounded non-inverting input and an output for generating said detection voltage, said operational amplifier including (2n+1) inverter stages each formed by a P-channel enhancement-type MOS transistor and a constant current source connected in series between said positive power supply terminal and a ground terminal;

a negative feedback resistor connected between the output and inverting input of said operational amplifier; and

a clamping N-channel enhancement-type MOS transistor connected between the output and inverting input of said operational amplifier, a gate of said clamping N-channel enhancement type MOS transistor being connected to an output of an m-th inverter one of said inverter stage where m is 2, 4, . . . , 2n, so that an absolute value of a gate-to-source voltage of said clamping N-channel enhancement-type MOS transistor is larger than an absolute value of a drain-to-source voltage of said clamping N-channel enhancement-type MOS transistor.

13. A photocurrent-to-voltage conversion apparatus for converting a photocurrent flowing through a reversely-biased photodiode having a grounded anode and a cathode into a detection voltage, comprising:

an operational amplifier having an inverting input connected to the cathode of said photodiode, a grounded non-inverting input and an output for generating said detection voltage, said operational amplifier including (2n+1) inverter stages each formed by a constant current source and an N-channel enhancement-type MOS transistor connected in series between a power supply terminal and a ground terminal;

a negative feedback resistor connected between the output and inverting input of said operational amplifier; and

a clamping P-channel enhancement-type MOS transistor connected between the output and inverting input of said operational amplifier, a gate of said clamping P-channel enhancement type MOS transistor being connected to an output of an m-th inverter one of said inverter stage where m is 1, 3, . . . , 2n−1, so that an absolute value of a gate-to-source voltage of said clamping P-channel enhancement-type MOS transistor is smaller than an absolute value of a drain-to-source voltage of said clamping P-channel enhancement-type MOS transistor.

14. A photocurrent-to-voltage conversion apparatus for converting a photocurrent flowing through a reversely-biased photodiode having an anode and a cathode connected to a positive power supply terminal into a detection voltage, comprising:

an operational amplifier having an inverting input connected to the anode of said photodiode, a grounded non-inverting input and an output for generating said detection voltage, said operational amplifier including (2n+1) inverter stages each formed by a P-channel enhancement-type MOS transistor and a constant current source connected in series between said positive power supply terminal and a ground terminal;

a negative feedback resistor connected between the output and inverting input of said operational amplifier; and

a clamping N-channel enhancement-type MOS transistor connected between the output and inverting input of said operational amplifier, a gate of said clamping N-channel enhancement type MOS transistor being connected to an output of an m-th inverter one of said inverter stage where m is 1, 3, . . . , 2n−1, so that an absolute value of a gate-to-source voltage of said clamping N-channel enhancement-type MOS transistor is smaller than an absolute value of a drain-to-source voltage of said clamping N-channel enhancement-type MOS transistor.

15. A photocurrent-to-voltage conversion apparatus for converting a photocurrent flowing through a reversely-biased photodiode having a grounded anode and a cathode into a detection voltage, comprising:

an operational amplifier having an inverting input connected to the cathode of said photodiode, a grounded non-inverting input and an output for generating said detection voltage, said operational amplifier including (2n+1) inverter stages each formed by a constant current source and an N-channel enhancement-type MOS transistor connected in series between a power supply terminal and a ground terminal;

a negative feedback resistor connected between the output and inverting input of said operational amplifier; and

a clamping N-channel enhancement-type MOS transistor connected between the output and inverting input of said operational amplifier, a gate of said clamping N-channel enhancement type MOS transistor being connected to an output of an m-th inverter one of said inverter stage where m is 1, 3, . . . , 2n−1, so that an absolute value of a gate-to-source voltage of said clamping N-channel enhancement-type MOS transistor is smaller than an absolute value of a drain-to-source voltage of said clamping P-channel enhancement-type MOS transistor.

16. A photocurrent-to-voltage conversion apparatus for converting a photocurrent flowing through a reversely-biased photodiode having an anode and a cathode connected to a positive power supply terminal into a detection voltage, comprising:

an operational amplifier having an inverting input connected to the anode of said photodiode, a grounded non-inverting input and an output for generating said detection voltage, said operational amplifier including (2n+1) inverter stages each formed by a P-channel enhancement-type MOS transistor and a constant current source connected in series between said positive power supply terminal and a ground terminal;

a negative feedback resistor connected between the output and inverting input of said operational amplifier; and

a clamping P-channel enhancement-type MOS transistor connected between the output and inverting input of said operational amplifier, a gate of said clamping P-channel enhancement type MOS transistor being connected to an output of an m-th inverter one of said inverter stage where m is 1, 3, . . . , 2n−1, so that an absolute value of a gate-to-source voltage of said clamping P-channel enhancement-type MOS transistor is smaller than an absolute value of a drain-to-source voltage of said clamping P-channel enhancement-type MOS transistor.

Assignments (3)
CHANGE OF NAME Recorded Nov 11, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025346/0840 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 5, 2006
From: NEC COMPOUND SEMICONDUCTOR DEVICES, LTD.
To: NEC ELECTRONICS CORPORATION
Reel/Frame 017434/0941 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 28, 2004
From: FUJITA, YUJI
To: NEC COMPOUND SEMICONDUCTOR DEVICES, LTD.
Reel/Frame 015628/0735 →