IP Library Granted Patent US 6,903,403
Granted Patent B2
US 6,903,403 · App. 10/902,925 · Granted Jun 7, 2005

Magnetic memory cell having an annular data layer and a soft reference layer

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,903,403
App. No.
10/902,925
Granted
Jun 7, 2005
Kind
B2
Abstract

An exemplary nonvolatile memory array comprises a substrate and a plurality of memory cells formed on the substrate, each of the memory cells being addressable via at least first and second conductors during operations. An exemplary memory cell in the exemplary memory array includes a ferromagnetic annular data layer having an opening, the opening enabling the second conductor to electrically contact the first conductor, an intermediate layer on at least a portion of the annular data layer, and a soft reference layer on at least a portion of the intermediate layer.

Claims (21)

1. A nonvolatile memory array including a plurality of magnetic memory cells, each of said magnetic memory cells being addressable via at least first and second conductors during operations, said memory array being made by a process comprising:

(a) forming a first conductor;

(b) forming a ferromagnetic annular data layer on at least a portion of said first conductor;

(c) forming a second conductor in contact with said first conductor through said annular data layer;

(d) forming an intermediate layer on at least a portion of said annular data layer; and

(e) forming a soft reference layer on at least a portion of said intermediate layer.

2. A nonvolatile memory array, said memory array comprising a plurality of magnetic memory cells on a substrate, each of said magnetic memory cells being addressable via at least first and second conductors during operations, said memory array being made by a process comprising:

(a) forming a ferromagnetic annular data layer having an opening;

(1) said opening enabling said second conductor to electrically contact said first conductor;

(b) forming conducting material in said opening, said conducting material:

(1) comprising a portion of said second conductor contacting said first conductor; and

(2) being not electrically insulated from said annular data layer;

(c) forming an intermediate layer on at least a portion of said annular data layer; and

(d) forming a soft reference layer on at least a portion of said intermediate layer.

3. A nonvolatile memory array, said memory array comprising a plurality of magnetic memory cells formed on a substrate, each of said magnetic memory cells being addressable via at least first and second conductors during operations, said memory array being made by a process comprising:

(a) forming a ferromagnetic annular data layer having an opening;

(1) said opening enabling said second conductor to electrically contact said first conductor;

(b) forming an intermediate layer on at least a portion of said annular data layer;

(c) forming a soft reference layer on at least a portion of said intermediate layer; and

(d) forming a third conductor on at least a portion of said soft reference layer;

(1) said third conductor being at least partially clad by a soft ferromagnetic cladding layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 22, 2007
From: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 019733/0030 →