IP Library Granted Patent US 7,064,072
Granted Patent B1
US 7,064,072 · App. 10/907,924 · Granted Jun 20, 2006

Method for fabricating trench isolation

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,064,072
App. No.
10/907,924
Granted
Jun 20, 2006
Kind
B1
Abstract

A semiconductor substrate having a front surface and a backside is prepared. A first silicon oxide layer is formed on the front surface of the semiconductor substrate and, simultaneously, forming a second silicon oxide layer on the backside of the semiconductor substrate. A first silicon nitride layer is formed on the front surface of the semiconductor substrate and, simultaneously, forming a second silicon nitride layer on the backside of the semiconductor substrate. Lithographic and etching process is performed, using the first silicon nitride layer as an etching hard mask, to etch a trench into the front surface of the semiconductor substrate. The trench is then filled with insulating material. Using the insulating material as an etching hard mask, the second silicon nitride layer on the backside of the semiconductor substrate is etched away. A densification process is then performed to densify the insulating material.

Claims (14)

1. A method for fabricating trench isolation, comprising:

providing a semiconductor substrate having a front surface and a backside;

forming a first silicon oxide layer on the front surface of the semiconductor substrate and, simultaneously, forming a second silicon oxide layer on the backside of the semiconductor substrate;

forming a first silicon nitride layer on the front surface of the semiconductor substrate and, simultaneously, forming a second silicon nitride layer on the backside of the semiconductor substrate;

performing lithographic and etching process and using the first silicon nitride layer as an etching hard mask to etch a trench into the front surface of the semiconductor substrate;

filling the trench with insulating material, the insulating material also covering the first silicon nitride layer;

using the insulating material as an etching hard mask and etching away the second silicon nitride layer on the backside of the semiconductor substrate;

performing a densification process to densify the insulating material; and

performing a chemical mechanical polishing process and using the first silicon nitride layer as a polish stop to planarize the insulating material.

2. The method according to claim 1 wherein before filling the trench with insulating material, the method further comprises the following step:

forming a liner oxide layer on interior surface of the trench.

3. The method according to claim 1 wherein the densification process is carried out in N 2 environment at a temperature greater than 1000° C. for a time period of about 30 minutes or more.

4. The method according to claim 1 wherein the insulating material is high-density plasma silicon oxide.

5. The method according to claim 4 wherein the high-density plasma silicon oxide is deposited by using a high-density plasma chemical vapor deposition process.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2021
From: UNITED MICROELECTRONICS CORPORATION
To: MARLIN SEMICONDUCTOR LIMITED
Reel/Frame 056991/0292 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 21, 2005
From: TING, WEI-CHI; WU, JEN-YUAN
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 015924/0566 →