IP Library Granted Patent US 7,135,919
Granted Patent B2
US 7,135,919 · App. 10/913,051 · Granted Nov 14, 2006

Power amplifier with switchable load

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,135,919
App. No.
10/913,051
Granted
Nov 14, 2006
Kind
B2
Abstract

Power amplifier with switchable load. A first amplifier that includes an output electrode is provided. A second amplifier that includes an output electrode is also provided. A switchable load that receives a control signal selectively presents a first impedance to the first amplifier when the first amplifier is operational, and the second amplifier is not utilized, and presents a second impedance to the second amplifier when the second amplifier is operational, and the first amplifier is not utilized based on the control signal.

Claims (31)

1. A power amplifier comprising:

a first amplifier that includes an output electrode;

a second amplifier that includes an output electrode; and

a switchable load that includes a first electrode coupled to the output electrode of the first amplifier and a second electrode that is coupled to the output electrode of the second amplifier; wherein the switchable load is controlled by a signal that selectively presents a first impedance to the first amplifier when the first amplifier is operational, and the second amplifier is not utilized, and presents a second impedance to the second amplifier when the second amplifier is operational, and the first amplifier is not utilized; wherein the switchable load also includes a short preservation mechanism that preserves a second harmonic short.

2. The power amplifier of claim 1 wherein the switchable load includes

a first amplifier impedance matching network that matches the load of the first amplifier; wherein the first amplifier impedance matching network is employed to present the first impedance; and

a second amplifier impedance matching network that matches the load of the second amplifier; wherein the second amplifier impedance matching network is employed to present the second impedance.

3. The power amplifier of claim 1 wherein the switchable load includes

a quarter-wave transmission line that includes a first electrode coupled to the output electrode of the first amplifier and a second electrode coupled to the output electrode of the second amplifier;

a capacitor that includes a first electrode coupled to the second electrode of the quarter-wave transmission line and a second electrode; and

a switch that includes a first electrode that is coupled to the second electrode of the capacitor and a second electrode that is coupled to a predetermined signal and a third electrode for receiving a control signal; wherein the switch selectively couples the first electrode of the switch to the predetermined signal.

4. The power amplifier of claim 3 wherein the quarter-wave transmission line includes a low impedance quarter-wave line.

5. The power amplifier of claim 3 wherein the quarter-wave transmission line includes a plurality of shunt capacitors and a plurality of discrete series inductors.

6. The power amplifier of claim 3 wherein the quarter-wave transmission line includes a plurality or shunt capacitors and a plurality of series inductors implemented as thin and winding board traces on a printed circuit board.

7. The power amplifier or claim 1 wherein the first amplifier includes a driver amplifier and a power amplifier.

8. The power amplifier of claim 7 wherein the driver amplifier includes a first field effect transistor (FET) and the power amplifier includes a second field effect transistor (FET).

9. The power amplifier of claim 1 wherein the second amplifier includes a driver amplifier and a power amplifier.

10. The power amplifier of claim 9 wherein the driver amplifier includes a first field effect transistor (FET) and the power amplifier includes a second field effect transistor (FET).

11. The power amplifier of claim 1 further comprising:

a load that is coupled to the switchable load.

12. The power amplifier of claim 11 wherein the load includes an impedance matching network that includes a plurality of shunt capacitors and a plurality of series inductors.

13. The power amplifier of claim 12 wherein the plurality of series inductors are implemented with a plurality of series of micro strip lines.

14. The power amplifier of claim 11 wherein the load includes an antenna.

15. The power amplifier of claim 1 wherein the power amplifier is implemented in a monolithic microwave integrated circuit (MMIC).

16. The power amplifier of claim 1 wherein the power amplifier is utilized in a code-division multiple access (CDMA) mobile handset.

17. The power amplifier of claim 1 wherein the power amplifier is utilized in a code-division multiple access (COMA) mobile handset that employs one of Cellular mobile telephone frequencies and PCS mobile telephone frequencies.

18. A switchable load apparatus comprising:

a quarter-wave transmission line that includes a first electrode for coupling to an output electrode of a first amplifier and a second electrode for coupling to an output electrode of second amplifier;

a capacitor that includes a first electrode coupled to the second electrode of the quarter-wave transmission line and a second electrode; and

a switch that includes a first electrode that is coupled to the second electrode of the capacitor and a second electrode that is coupled to a first predetermined signal and a third electrode for receiving a control signal; wherein the switch selectively couples the first electrode of the switch to the first predetermined signal.

19. The switchable load apparatus of claim 18 wherein the switchable load apparatus selectively presents a first impedance to the first amplifier when the first amplifier is operational, and the second amplifier is not utilized, and presents a second impedance to the second amplifier when the second amplifier is operational and the first amplifier is not utilized.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 037689/0001 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032851/0001 →