IP Library Granted Patent US 7,202,747
Granted Patent B2
US 7,202,747 · App. 10/913,698 · Granted Apr 10, 2007

Self-tuning variable impedance circuit for impedance matching of power amplifiers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,202,747
App. No.
10/913,698
Granted
Apr 10, 2007
Kind
B2
Abstract

A self-tuning variable impedance circuit provides improved performance. A variation in the power applied to the variable impedance circuit causes a corresponding change in the impedance of the circuit, resulting in improved performance. For example, the variable impedance circuit may be a matching circuit that “follows” the output power of a power amplifier, thereby increasing the power efficiency of the power amplifier.

Claims (42)

1. An impedance matching circuit for impedance matching a power amplifier, the impedance matching circuit comprising a self-tuning BST parallel plate varactor, wherein an RF output power of the power amplifier induces a change in capacitance of the BST parallel plate varactor, thereby causing the impedance matching circuit to better match the power amplifier, and wherein an increase in the RF output power of the power amplifier induces a decrease in the capacitance of the BST parallel plate varactor.

2. The impedance matching circuit of claim 1 wherein an increase in a voltage applied to the BST parallel plate varactor causes an increase in an electric field within the BST parallel plate varactor, which causes the decrease in the capacitance of the BST parallel plate varactor.

3. The impedance matching circuit of claim 2 wherein the voltage applied to the BST parallel plate varactor is an RF voltage, and the decrease in the capacitance of the BST parallel plate varactor results in an increase in RF power efficiency of the power amplifier.

4. The impedance matching circuit of claim 2 wherein the decrease in the capacitance of the BST parallel plate varactor is a result of a nonlinear behavior of the BST.

5. The impedance matching circuit of claim 1 further comprising:

a first node for coupling to the power amplifier;

a second node for coupling to a load; and

a passive circuit coupled between the first node and the second node, the passive circuit including the BST parallel plate varactor.

6. The impedance matching circuit of claim 1 wherein the power amplifier receives and amplifies a wireless signal.

7. The impedance matching circuit of claim 6 wherein the wireless signal is a modulated RF signal.

8. The impedance matching circuit of claim 1 , wherein the power amplifier receives and amplifies a RF signal.

9. The impedance matching circuit of claim 1 , wherein the power amplifier and the BST parallel plate varactor are integrated on a common substrate.

10. The impedance matching circuit of claim 5 wherein the BST parallel plate varactor is coupled between the second node and a remainder of the passive circuit.

11. The impedance matching circuit of claim 5 wherein the passive circuit comprises:

a third node;

a first strip line coupled between the first node and the third node;

a second strip line and a first capacitor coupled in series between the first node and ground;

a second capacitor coupled between the third node and ground; and

wherein the BST parallel plate varactor is coupled between the third node and the second node.

12. The impedance matching circuit of claim 5 wherein the passive circuit comprises:

an intermediate node;

a first set of circuit elements coupled in series between the first node and second node via the intermediate node; and

a second set of circuit elements coupled between the intermediate node and ground, the second set of circuit elements including the BST parallel plate varactor.

13. The impedance matching circuit of claim 5 wherein the passive circuit comprises:

a third node and a fourth node;

a first strip line coupled between the first node and the third node;

a second strip line coupled between the third node and the fourth node;

a capacitor coupled between the fourth node and the second node;

a first L-C circuit coupled between the third node and ground; and

a second L-C circuit coupled between the fourth node and ground, the second L-C circuit including the BST parallel plate varactor.

14. The impedance matching circuit of claim 1 wherein the BST parallel plate varactor comprises:

a bottom electrode supported by a substrate;

a top electrode; and

a BST thin film layer located between the bottom electrode and the top electrode.

15. The impedance matching circuit of claim 14 wherein the bottom electrode comprises a platinum bottom electrode.

16. The impedance matching circuit of claim 15 wherein the BST parallel plate varactor further comprises an adhesion layer between the bottom electrode and the substrate.

17. The impedance matching circuit of claim 14 wherein the BST parallel plate varactor further comprises:

a passivation structure for protecting the BST thin film layer.

18. The impedance matching circuit of claim 1 wherein the BST parallel plate varactor comprises:

a platinum bottom electrode supported by a substrate;

two separated top electrodes; and

two BST thin film layers, each BST thin film layer located between the bottom electrode and one of the top electrodes.

Assignments (3)
MERGER Recorded Jun 16, 2016
From: TRIQUINT SEMICONDUCTOR, INC.
To: QORVO US, INC.
Reel/Frame 039050/0193 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2012
From: AGILE RF, INC.
To: TRIQUINT SEMICONDUCTOR, INC.
Reel/Frame 028824/0384 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 14, 2012
From: CYCAD GROUP, LLC
To: AGILE RF, INC.
Reel/Frame 028785/0074 →