IP Library Granted Patent US 7,507,661
Granted Patent B2
US 7,507,661 · App. 10/916,167 · Granted Mar 24, 2009

Method of forming narrowly spaced flash memory contact openings and lithography masks

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,507,661
App. No.
10/916,167
Granted
Mar 24, 2009
Kind
B2
Abstract

A method is provided for creating optical features on a lithography mask for use in patterning a series of openings of an etch mask on a semiconductor device wafer, comprising creating a series of optical features spaced on the lithography mask from one another along a first direction, where the individual optical features have first mask feature dimensions along the first direction that are smaller than a desired first dimension for the openings to be patterned in the etch mask.

Claims (21)

1. A method for forming contacts in a flash memory device, the method comprising:

providing a lithography mask comprising forming contact features on the lithography mask along a row direction, the contact features having contact row direction dimensions smaller than a desired contact row direction dimension;

wherein the contact features are formed to have column direction dimensions substantially equal to the desired contact row direction dimension;

patterning an etch mask in the device using the lithography mask;

etching contact openings in the device using the etch mask; and

forming conductive material in the contact openings.

2. The method of claim 1 , wherein the contact features are formed to be generally rectangular contact features.

3. The method of claim 1 , wherein the contact features of the lithography mask have contact row direction dimensions that are about 30 percent smaller than the desired contact row direction dimension.

4. A method for forming contacts in a flash memory device, the method comprising:

providing a lithography mask having comprising forming contact features on the lithography mask along a row direction, the contact features having contact row direction dimensions smaller than a desired contact row direction dimension, the contact features having column direction dimensions larger than the desired contact row direction dimension;

patterning an etch mask in the device using the lithography mask;

etching contact openings in the device using the etch mask; and

forming conductive material in the contact openings.

5. The method of claim 4 , wherein the contact features are formed to be generally rectangular contact features.

6. The method of claim 4 , wherein the contact features of the lithography mask have contact row direction dimensions that are about 30 percent smaller than the desired contact row direction dimension.

7. A method for creating openings in a semiconductor device, the method comprising:

providing a lithography mask having optical features spaced from one another along a first direction, the optical features having first mask feature dimensions along the first direction that are smaller than a desired first dimension for openings in the semiconductor device;

wherein the optical features of the lithography mask have second mask feature dimensions along a second direction that are larger than the desired first dimension, the first and second directions being substantially orthogonal;

patterning an etch mask in the semiconductor device using the lithography mask; and

etching openings in the semiconductor device using the etch mask.

8. The method of claim 7 , wherein the optical features of the lithography mask have first mask feature dimensions along the first direction that are about 30 percent smaller than the desired first dimension for openings in the semiconductor device.

Assignments (11)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 15, 2022
From: CYPRESS SEMICONDUCTOR CORPORATION
To: INFINEON TECHNOLOGIES LLC
Reel/Frame 059721/0467 →
RELEASE OF SECURITY INTEREST Recorded Mar 16, 2022
From: MUFG UNION BANK, N.A.
To: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
Reel/Frame 059410/0438 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 8647899 PREVIOUSLY RECORDED ON REEL 035240 FRAME 0429. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTERST. Recorded Nov 3, 2020
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 058002/0470 →
ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN INTELLECTUAL PROPERTY Recorded Oct 28, 2019
From: MORGAN STANLEY SENIOR FUNDING, INC.
To: MUFG UNION BANK, N.A.
Reel/Frame 050896/0366 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 1, 2015
From: SPANSION, LLC
To: CYPRESS SEMICONDUCTOR CORPORATION
Reel/Frame 036044/0745 →
SECURITY INTEREST Recorded Mar 21, 2015
From: CYPRESS SEMICONDUCTOR CORPORATION; SPANSION LLC
To: MORGAN STANLEY SENIOR FUNDING, INC.
Reel/Frame 035240/0429 →
RELEASE OF SECURITY INTEREST Recorded Mar 13, 2015
From: BARCLAYS BANK PLC
To: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY LLC
Reel/Frame 035201/0159 →
SECURITY AGREEMENT Recorded Jun 4, 2010
From: SPANSION LLC; SPANSION INC.; SPANSION TECHNOLOGY INC.; SPANSION TECHNOLOGY LLC
To: BARCLAYS BANK PLC
Reel/Frame 024522/0338 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 26, 2007
From: SPANSION INC.
To: SPANSION LLC
Reel/Frame 019065/0945 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 19, 2007
From: ADVANCED MICRO DEVICES, INC.
To: SPANSION INC.
Reel/Frame 019030/0331 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 11, 2004
From: LINGUNIS, EMMANUIL H.; CHENG, NING; RAMSBEY, MARK; GHANDEHARI, KOUROS; MINVIELLE, ANNA; KIM, HUNG-EIL
To: ADVANCED MICRO DEVICES, INC.
Reel/Frame 015682/0368 →