IP Library Granted Patent US 7,365,411
Granted Patent B2
US 7,365,411 · App. 10/916,423 · Granted Apr 29, 2008

Resistance variable memory with temperature tolerant materials

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,365,411
App. No.
10/916,423
Granted
Apr 29, 2008
Kind
B2
Abstract

A PCRAM memory device having a chalcogenide glass layer, preferably comprising antimony selenide having a stoichiometric formula of about Sb 2 Se 3 , and a metal-chalcogenide layer and methods of forming such a memory device.

Claims (18)

1. A memory device, comprising:

a first electrode;

a second electrode;

a Sb 2 Se 3 glass layer between said first electrode and said second electrode; and

a metal-chalcogenide layer between said first electrode and said second electrode, wherein said metal-chalcogenide layer comprises tin selenide.

2. The memory device of claim 1 ,

wherein said memory device comprises a programmable conductive random access memory device.

3. A processor system, comprising:

a processor; and

a memory device, said memory device comprising a first electrode, a second electrode, a Sb 2 Se 3 glass layer between said first electrode and said second electrode, and a metal-chalcogenide layer between said first electrode and said second electrode, wherein said metal-chalcogenide layer comprises tin selenide.

4. The processor system of claim 3 , wherein said metal-chalcogenide layer is between said Sb 2 Se 3 glass layer and said second electrode.

5. The processor system of claim 4 , further comprising a metal-containing layer between said metal-chalcogenide layer and said second electrode.

6. The processor system of claim 3 , wherein said metal-chalcogenide layer comprises silver selenide.

7. The processor system of claim 3 , wherein said memory device comprises a programmable conductive random access memory device.

8. The processor system of claim 3 , wherein said Sb 2 Se 3 glass layer has a conducting channel therein.

9. The processor system of claim 3 , wherein said conducting channel comprises material from said metal-chalcogenide layer.

10. The processor system device of claim 3 , wherein a conductive pathway in said Sb 2 Se 3 glass layer provides a higher conductivity memory state for said memory device.

11. The processor system of claim 10 , wherein said conductive pathway comprises silver.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 1, 2016
From: MICRON TECHNOLOGY, INC
To: OVONYX MEMORY TECHNOLOGY, LLC
Reel/Frame 039974/0496 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 12, 2004
From: CAMPBELL, KRISTY A.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 015688/0038 →