IP Library Granted Patent US 6,970,113
Granted Patent B1
US 6,970,113 · App. 10/929,528 · Granted Nov 29, 2005

Method for generation of even numbered reduced gray codes

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,970,113
App. No.
10/929,528
Granted
Nov 29, 2005
Kind
B1
Abstract

A cyclic reduced Gray code in n-many bits having 2k-many entries, for any natural number k, where 2 (n−1) <2k<2 n and n is a positive integer, is found by first constructing a 2 n -many entry code in n-many bits with a reflected binary technique, and then selecting the last k-many ordered entries in the first half of the full reflected binary code, followed by the first k-many ordered entries in the second half of the full reflected binary code. These ordered 2k-many entries are a shortened cyclic reduced Gray code in n-many bits. Alternatively, the first k-many ordered entries in the first half of the full reflected binary code can be selected, followed by the last k-many ordered entries in the second half of the full reflected binary code. If either the original or reduced Gray code is expressed as a table whose columns are bit positions and whose rows are the code entries, then entire columns can optionally be interchanged at will, either before or after the 2k-many selection, to produce additional different cyclic reduced Gray codes that do not outwardly appear to be ‘reflected’ ones.

Claims (8)

1. A method of producing a reduced Gray code in n-many bits of 2k-many entries for a natural number k, the method comprising the steps of:

(a) reflecting a Gray code in (n−1)-many bits and whose r-many ordered entries are (a, b, c, . . . , i, j) to produce an intermediate cyclic code of 2r-many ordered entries that are (a, b, c, . . . , i, j, j, i, . . . c, b, a), r being greater than k and wherein ( . . . , b, a, a, b, . . . ) and ( . . . , i, j, j, i, . . . ) are entries representing symmetrically reversed sequences in the ordering of the entries;

(b) appending a first bit value to a selected location in each of the ordered entries (a, b, c, . . . , j) in the first half of the intermediate code to produce entries that are of n-many bits, and appending the complement of the first bit value to the selected location in each of the ordered entries (j, . . . c, b, a) in the second half of the intermediate code to produce entries that are of n-many bits, the combined appended versions of the first and second halves of the intermediate code forming a cyclic reflected binary Gray code of 2r-many entries; and

(c) symmetrically discarding from the cyclic reflected binary Gray code of 2r-many entries of step (b) 2(r-k)-many consecutive entries corresponding to a symmetrically reversed sequence, leaving a cyclic reduced Gray code of 2k-many entries in n-many bits.

2. A method as in claim 1 wherein the Gray code in (n−1)-many bits of step (a) is itself a reflected binary Gray code.

3. A method as in claim 1 wherein the Gray code in (n−1)-many bits of step (a) is itself a reduced Gray code where 2k is less than 2 (2−1) .

4. A method as in claim 1 wherein 2k is less than 2 (n) and greater than 2 (n−1) .

5. Apparatus incorporating a Gray code produced in accordance with claim 1 .

Assignments (13)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 017207 FRAME 0020. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2016
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 038633/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 037689/0001 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032851/0001 →
MERGER Recorded May 7, 2013
From: AVAGO TECHNOLOGIES FIBER IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 030369/0672 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES FIBER IP (SINGAPORE) PTE. LTD.
Reel/Frame 017675/0199 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2006
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.
Reel/Frame 017207/0020 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 4, 2005
From: LIM, NGEE CHING PETER; ZHOU, YU
To: AGILENT TECHNOLOGIES, INC.
Reel/Frame 015855/0352 →