IP Library Granted Patent US 6,955,934
Granted Patent B2
US 6,955,934 · App. 10/938,291 · Granted Oct 18, 2005

Wafer-level packaging of optical receivers

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 6,955,934
App. No.
10/938,291
Granted
Oct 18, 2005
Kind
B2
Abstract

A sub-assembly or package for a die in the receiving section of an optical transceiver includes a semiconductor sub-mount that is electrically connected to the die and a cap that is bonded to the sub-mount to hermetically seal the die in a cavity. The die can be flip-chip bonded to the sub-mount and can include a diffractive optical element fabricated on a back side of the die. Active circuitry such as an amplifier for an output signal from a photosensor on the die can be integrated into the sub-mount. For an OSA, a post can be attached to the package along a path of an optical signal to the photosensor. The post facilitates alignment of an optical fiber. A flexible or rigid circuit can be soldered to external terminals of the sub-mount.

Claims (29)

1. A method for fabricating a package containing a photosensor, comprising:

fabricating a wafer that includes a plurality of sub-mount areas;

attaching and electrically connecting a plurality of dice respectively to the sub-mount areas, wherein each of the dice contains a photosensor;

bonding a plurality of separated caps to the wafer, wherein the dice are enclosed in respective cavities between the wafer and the respective caps, and for each of the dice, the photosensor on the die is positioned to receive an optical signal; and

dividing the resulting structure to separate a plurality of packages containing the dice.

2. The method of claim 1 , wherein fabricating the wafer comprises forming an active circuit in each of the sub-mount areas.

3. The method of claim 2 , wherein the active circuit is an amplifier for an output signal of the photosensor connected to the sub-mount area.

4. The method of claim 1 , further comprising:

processing a substrate to form the photosensor including a photosensitive area in the substrate and at a front face of the substrate; and

forming a lens on a back face of the substrate to focus light onto the photosensitive area.

5. The method of claim 1 , further comprising attaching posts to the packages, wherein each post is along a path of an optical signal to the die in the package.

6. The method of claim 1 , further comprising affixing a post to one of the packages, wherein the post is along an optical path of the optical signal into the cavity.

7. The method of claim 1 , wherein:

attaching and electrically connecting a die from the plurality of the dice to the respective one of the sub-mount areas comprises connecting terminals of the die to internal bond pads in the sub-mount area, wherein circuitry of the wafer connects the internal terminals to external terminals on the wafer; and

bonding the cap attaches the caps to the wafer so that the external terminals are outside the caps.

8. The method of claim 1 , wherein attaching and electrically connecting the dice comprises flip-chip bonding the dice to the wafer.

9. The method of claim 8 , wherein the photosensor in each of the dice receives an optical signal that passes through a back face of the die to a photosensitive area on a front face of the die.

10. A method for fabricating a package containing a photosensor, comprising:

fabricating a first wafer that includes a plurality of sub-mount areas, wherein each sub-mount area include internal bond pads, external bond pads, and circuitry that connects the internal ho d pads to the external bond pads;

attaching and electrically connecting a plurality of dice respectively to the sub-mount areas, wherein each of the dice contains a photosensor and is electrically connected to the internal bond pad in the corresponding one of the sub-mount areas;

bonding a second wafer to the first wafer to form a set of first cavities and a set of second cavities between the first wafer and the second wafer, wherein the first cavities respectively enclose the dice, and the external terminals are within the second cavities; and

dividing the first wafer and the second wafer to separate a plurality of packages in which the first cavities are intact and enclose the dice, and the external terminals are exposed.

11. The method of claim 10 , wherein fabricating the first wafer comprises forming an active circuit in each of the sub-mount areas.

12. The method of claim 11 , wherein the active circuit is an amplifier for an output signal of the photosensor connected to the sub-mount area.

13. The method of claim 10 , wherein attaching and electrically connecting the dice comprises flip-chip bonding the dice to the first wafer.

14. The method of claim 13 , wherein the photosensor in each of the dice receives an optical signal that passes through a back face of the die to a photosensitive area on a front face of the die.

15. The method of claim 10 , wherein dividing the first wafer and the second wafer comprises:

dividing the first wafer to form first pieces; and

dividing the second wafer to form second pieces, wherein each second piece is attached to and smaller an a corresponding one of the first pieces.

Assignments (12)
MERGER Recorded Mar 3, 2023
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED; BROADCOM INTERNATIONAL PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 062952/0850 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 14, 2020
From: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
To: BROADCOM INTERNATIONAL PTE. LTD.
Reel/Frame 053771/0901 →
CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047196 FRAME: 0097. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER. Recorded Mar 6, 2019
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 048555/0510 →
MERGER Recorded Oct 4, 2018
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED
Reel/Frame 047196/0097 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS Recorded Feb 3, 2017
From: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 041710/0001 →
CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF THE ASSIGNEE PREVIOUSLY RECORDED ON REEL 017207 FRAME 0020. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded May 6, 2016
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 038633/0001 →
PATENT SECURITY AGREEMENT Recorded Feb 11, 2016
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: BANK OF AMERICA, N.A., AS COLLATERAL AGENT
Reel/Frame 037808/0001 →
TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001) Recorded Feb 2, 2016
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 037689/0001 →
PATENT SECURITY AGREEMENT Recorded May 8, 2014
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 032851/0001 →
MERGER Recorded May 7, 2013
From: AVAGO TECHNOLOGIES FIBER IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
Reel/Frame 030369/0672 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 25, 2006
From: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.
To: AVAGO TECHNOLOGIES FIBER IP (SINGAPORE) PTE. LTD.
Reel/Frame 017675/0294 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 22, 2006
From: AGILENT TECHNOLOGIES, INC.
To: AVAGO TECHNOLOGIES GENERAL IP PTE. LTD.
Reel/Frame 017207/0020 →