IP Library Granted Patent US 7,590,918
Granted Patent B2
US 7,590,918 · App. 10/939,273 · Granted Sep 15, 2009

Using a phase change memory as a high volume memory

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,590,918
App. No.
10/939,273
Granted
Sep 15, 2009
Kind
B2
Abstract

A phase change memory may be utilized in place of more conventional, higher volume memories such as static random access memory, flash memory, or dynamic random access memory. To account for the fact that the phase change memory is not yet a high volume technology, an error correcting code may be incorporated. The error correcting code may be utilized in ways which do not severely negatively impact read access times, in some embodiments.

Claims (23)

1. A method comprising:

providing an error correcting code unit with a phase change memory;

detecting an incorrect bit while said memory is operating; and

waiting until a power on or off cycle to repair an incorrect bit using said error correcting code.

2. The method of claim 1 including correcting an error using a Hamming code.

3. The method of claim 1 including using a wide word in said memory, said word having 64 bits or more.

4. The method of claim 1 including forming said phase change memory to include a memory element and a selection device.

5. The method of claim 3 including forming said selection device and said memory element with a chalcogenide.

6. An apparatus comprising:

a phase change memory array; and

an error correcting code unit to identify errors in data read from said array and to wait until a power on or off cycle to repair an incorrect bit.

7. The apparatus of claim 6 wherein said memory array is formed on an integrated circuit and said error correcting code unit is part of said integrated circuit.

8. The apparatus of claim 6 wherein said memory array includes a plurality of memory elements each including a selection device.

9. The apparatus of claim 8 wherein said selection device and said memory element include a chalcogenide.

10. A system comprising:

a controller;

a phase change memory coupled to said controller;

an error correcting unit coupled to said phase change memory; and

wherein said error correcting code unit waits until a power on or off cycle to repair an incorrect bit detected while said memory is operating.

11. The system of claim 10 wherein said memory array is formed on an integrated circuit and said error correcting code unit is part of said integrated circuit.

12. The system of claim 10 wherein said error correcting code unit waits until a power cycle to repair an incorrect bit.

13. The system of claim 10 wherein said memory includes a plurality of memory elements each including a selection device.

14. The system of claim 13 wherein said selection device and said memory element include a chalcogenide.

Assignments (3)
CHANGE OF NAME Recorded Jul 18, 2016
From: CARLOW INNOVATIONS, LLC
To: OVONYX MEMORY TECHNOLOGY, LLC
Reel/Frame 039379/0077 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 8, 2015
From: OVONYX, INC.
To: CARLOW INNOVATIONS LLC
Reel/Frame 037244/0954 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 22, 2004
From: PARKINSON, WARD D.
To: OVONYX, INC.
Reel/Frame 016002/0269 →