Semiconductor device having a multilayer interconnection structure, fabrication method thereof, and designing method thereof
View Patent ↗A semiconductor device includes an interconnection structure in which via-plug density is higher in an upper layer part than a lower layer part, wherein the peeling of the lower via-plugs at the time of formation of the upper-via-plugs is avoided by restricting the density of the upper s, defined for a unit area having a size of 50–100 μm for each edge, to be 60% or less.
1. A semiconductor device, comprising:
a first interconnection layer comprising a first interlayer insulation film and a first interconnection pattern formed in said first interlayer insulation film so as to be exposed at a surface of said first interlayer insulation film, said first interlayer insulation film and said first interconnection pattern forming a common first planarized principal surface;
a second interconnection layer comprising a second interlayer insulation film formed on said first interlayer insulation film and a second interconnection pattern formed in said second interlayer insulation film so as to be exposed at a surface of said second interlayer insulation film, said second interlayer insulation film and said second interconnection pattern forming a common second planarized principal surface; and
a third interconnection layer comprising a third interlayer insulation film formed on said second interlayer insulation film and a third interconnection pattern formed in said third interlayer insulation film so as to be exposed at a surface of said third interlayer insulation film, said third interlayer insulation film and said third interconnection pattern forming a common third planarized principal surface;
said second interconnection pattern being connected to said first interconnection pattern by a plurality of via-plugs extending through said second interlayer insulation film and forming a first via-plug group,
said third interconnection pattern being connected to said second interconnection pattern by a plurality of via-plugs extending through said third interlayer insulation film and forming a second via-plug group,
said first via-plug group including said plural via-plugs therein with a number such that a via-plug density defined as a ratio of a total area of said via-plugs forming said first via-plug group and included in a unit area to a total area of said via-plugs forming said first via-plug group and disposed in said unit area with a maximum possible number according a design rule, takes a first density value,
said second via-plug group including said plural via-plugs therein with a number such that a via-plug density defined as a ratio of a total area of said via-plugs forming said second via-plug group and included in a unit area to a total area of said via-plugs forming said second via-plug group and disposed in said unit area with a maximum possible number according a design rule, takes a second density value,
said first density value being smaller than said second density value,
said design rule being set such that said via-plugs are disposed with a minimum pitch of 0.4 μm in any of said first and second via-plug groups,
said second density value being 70% or less.
2. The semiconductor device as claimed in claim 1 , wherein said unit area is an area having a size of 50 μm for each edge.
3. A semiconductor device, comprising:
a first interconnection layer comprising a first interlayer insulation film and a first interconnection pattern formed in said first interlayer insulation film so as to be exposed at a surface of said first interlayer insulation film, said first interlayer insulation film and said first interconnection pattern forming a common first planarized principal surface;
a second interconnection layer comprising a second interlayer insulation film formed on said first interlayer insulation film and a second interconnection pattern formed in said second interlayer insulation film so as to be exposed at a surface of said second interlayer insulation film, said second interlayer insulation film and said second interconnection pattern forming a common second planarized principal surface; and
a third interconnection layer comprising a third interlayer insulation film formed on said second interlayer insulation film and a third interconnection pattern formed in said third interlayer insulation film so as to be exposed at a surface of said third interlayer insulation film, said third interlayer insulation film and said third interconnection pattern forming a common third planarized principal surface;
said second interconnection pattern being connected to said first interconnection pattern by a plurality of via-plugs extending through said second interlayer insulation film and forming a first via-plug group,
said third interconnection pattern being connected to said second interconnection pattern by a plurality of via-plugs extending through said third interlayer insulation film and forming a second via-plug group,
said first via-plug group including said plural via-plugs therein with a number such that a via-plug density defined as a ratio of a total area of said via-plugs forming said first via-plug group and included in a unit area to a total area of said via-plugs forming said first via-plug group and disposed in said unit area with a maximum possible number according a design rule, takes a first density value,
said second via-plug group including said plural via-plugs therein with a number such that a via-plug density defined as a ratio of a total area of said via-plugs forming said second via-plug group and included in a unit area to a total area of said via-plugs forming said second via-plug group and disposed in said unit area with a maximum possible number according a design rule, takes a second density value,
said first density value being smaller than said second density value,
said design rule being set such that said via-plugs are disposed with a minimum pitch of 0.4 μm in any of said first and second via-plug groups,
said second density value being 60% or less in the case said unit area has a size of 50–100 μm for each edge.
4. The semiconductor device as claimed in claim 1 , wherein said first interconnection pattern, said second interconnection pattern, said third interconnection pattern, said via-plugs forming said first via-plug group and said via-plugs forming said second via-plug group are formed of Cu.
5. The semiconductor device as claimed in claim 1 , wherein said second density value is less than 1.6 times said first density value.
6. The semiconductor device as claimed in claim 1 , wherein said via-plugs forming said first via-plug group and said via-plugs forming said second-via-plug group are formed respectively in a first region of said second interlayer insulation film and a second region of said third interlayer insulation film, and wherein said first and second regions overlap each other when viewed in a direction perpendicular to said third interlayer insulation film.
7. A semiconductor device, comprising:
a first interconnection layer comprising a first interlayer insulation film and a first interconnection pattern formed in said first interlayer insulation film so as to be exposed at a surface of said first interlayer insulation film, said first interlayer insulation film and said first interconnection pattern forming a common first planarized principal surface;
a second interconnection layer comprising a second interlayer insulation film formed on said first interlayer insulation film and a second interconnection pattern formed in said second interlayer insulation film so as to be exposed at a surface of said second interlayer insulation film, said second interlayer insulation film and said second interconnection pattern forming a common second planarized principal surface; and
a third interconnection layer comprising a third interlayer insulation film formed on said second interlayer insulation film and a third interconnection pattern formed in said third interlayer insulation film so as to be exposed at a surface of said third interlayer insulation film, said third interlayer insulation film and said third interconnection pattern forming a common third planarized principal surface;
said second interconnection pattern being connected to said first interconnection pattern by a plurality of via-plugs extending through said second interlayer insulation film and forming a first via-plug group,
said third interconnection pattern being connected to said second interconnection pattern by a plurality of via-plugs extending through said third interlayer insulation film and forming a second via-plug group,
said first via-plug group including said plural via-plugs therein with a number such that a via-plug density defined as a ratio of a total area of said via-plugs forming said first via-plug group and included in a unit area to a total area of said via-plugs forming said first via-plug group and disposed in said unit area with a maximum possible number according a design rule, takes a first density value,
said second via-plug group including said plural via-plugs therein with a number such that a via-plug density defined as a ratio of a total area of said via-plugs forming said second via-plug group and included in a unit area to a total area of said via-plugs forming said second via-plug group and disposed in said unit area with a maximum possible number according a design rule, takes a second density value,
said first density value being smaller than said second density value,
said design rule being set such that said via-plugs are disposed with a minimum pitch of 0.6 μm in any of said first and second via-plug groups,
said second density value being 85% or less.
8. The semiconductor device as claimed in claim 7 , wherein said unit area is a region having a size of 50 μm for each edge.