IP Library Granted Patent US 7,402,484
Granted Patent B2
US 7,402,484 · App. 10/956,311 · Granted Jul 22, 2008

Methods for forming a field effect transistor

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,402,484
App. No.
10/956,311
Granted
Jul 22, 2008
Kind
B2
Abstract

Methods for forming a field effect transistor are disclosed. An illustrated method comprises: forming a gate electrode on a substrate; and forming a nitride layer on at least a part of the gate electrode and the substrate.

Claims (24)

1. A method for forming a field effect transistor comprising:

forming a gate electrode on a substrate;

performing nitrogen ion implantation on the gate electrode and the substrate to form a nitride layer at top surfaces of the gate electrode and the substrate that expedites subsequent growth of an oxide; and

after forming the nitride layer, forming a screen oxide layer on the nitride layer by an oxidation process.

2. A method as defined in claim 1 , wherein the nitrogen ions are implanted at an energy level of about 10 KeV˜160 KeV.

3. A method as defined in claim 1 , wherein the nitrogen ions are implanted at a dose of about 1×10 13 ions/cm 2 ˜1×10 16 ions/cm 2 .

4. A method as defined in claim 1 , wherein an injection angle of the nitrogen ion implantation is about 0°˜7°.

5. A meted as defined in claim 1 , wherein a thickness of the nitride layer is less than or equal to about 30 Å.

6. A method as defined in claim 1 , wherein forming the gate electrode comprises forming a gate oxide layer on a surface of the substrate, forming a gate conducting layer on the gate oxide layer, and etching the gate oxide layer and the gate conducting layer.

7. A method as defined in claim 6 , wherein the gate conducting layer comprises at least one layer selected from the group consisting of: a polysilicon layer, a tungsten nitride layer, a tungsten suicide layer, a TiN layer, a Ti layer and a layer including two or more of polysilicon, tungsten nitride, tungsten suicide, TiN and Ti.

8. A method for forming a field effect transistor comprising:

forming a gate electrode on a substrate;

performing nitrogen ion implantation on the gate electrode and the substrate to form a nitride layer at top surfaces of the gate electrode and the substrate;

after forming the nitride layer, forming a screen oxide layer on the nitride layer;

forming a lightly doped drain region in the substrate;

removing the screen oxide layer and the nitride layer;

forming a spacer on a sidewall of the gate electrode; and

forming a source/drain region in the substrate adjacent to the lightly doped drain region.

9. A method as defined in claim 8 , wherein the nitrogen ions are implanted at an energy level of about 10 KeV˜160 KeV.

10. A method as defined in claim 8 , wherein the nitrogen ions are implanted at a dose of about 1×10 13 ions/cm 2 1×10 16 ions/cm 2 .

11. A method as defined in claim 8 , wherein an injection angle of the nitrogen ion implantation is about 0°˜7°.

12. A method as defined in claim 8 , wherein a thickness of the nitride layer is less than or equal to about 30 Å.

13. A method as defined in claim 8 , wherein forming the gate electrode comprises: forming a gate oxide layer on a surface of the substrate, forming a gate conducting layer on the Late oxide layer, and etching the gate oxide layer and the gate conducting layer.

14. A method as defined in claim 13 , wherein the gate conducting layer comprises at least one layer selected from the group consisting of: a polysilicon layer, a tungsten nitride layer, a tungsten suicide layer, a TiN layer, a Ti layer and a layer including two or more of polysilicon, tungsten nitride, tungsten silicide, TiN and Ti.

Assignments (6)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 27, 2021
From: CAVIUM INTERNATIONAL
To: MARVELL ASIA PTE LTD.
Reel/Frame 057336/0873 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 25, 2021
From: MARVELL TECHNOLOGY CAYMAN I
To: CAVIUM INTERNATIONAL
Reel/Frame 057279/0519 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 23, 2021
From: INPHI CORPORATION
To: MARVELL TECHNOLOGY CAYMAN I
Reel/Frame 056649/0823 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 24, 2017
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 041375/0841 →
CORRECTIVE ASSIGNMENT TO CORRECT REMOVE PATENT NO. 878209 FROM EXHIBIT B PREVIOUSLY RECORDED AT REEL: 034009 FRAME: 0157. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 24, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034087/0097 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 15, 2014
From: DONGBU HITEK, CO., LTD.
To: INPHI CORPORATION
Reel/Frame 034009/0157 →