IP Library Granted Patent US 7,088,126
Granted Patent B2
US 7,088,126 · App. 10/967,248 · Granted Aug 8, 2006

Output circuit

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,088,126
App. No.
10/967,248
Granted
Aug 8, 2006
Kind
B2
Abstract

An output circuit includes a source follower constituted by a n-channel MOS transistor, having a drain connected to a power source and a source connected to an output terminal, and applying an output voltage to a load through the output terminal when a gate is charged, a voltage detector determining if the output voltage is at a first voltage or at a second voltage level, a first discharge circuit discharging the gate of the source follower according to an inputted turn-off signal when the output voltage is at the first voltage level, and stopping discharging the gate of the source follower when the output voltage decreases to the second voltage level and a second discharge circuit discharging the gate of the source follower more gradually than the first discharge circuit does according to the turn-off signal when the output voltage decreases from the first voltage to the second voltage level.

Claims (15)

1. An output circuit comprising:

a source follower constituted by a n-channel MOS transistor, having a drain connected to a power source and a source connected to an output terminal, and applying an output voltage to a load through the output terminal when a gate is charged according to an inputted turn-on signal;

a voltage detector determining if the output voltage is at a first voltage level substantially the same as a voltage level of the power source or at a second voltage level lower than the first voltage level;

a first discharge circuit discharging the gate of the source follower according to an inputted turn-off signal when the output voltage is at the first voltage level, and stopping discharging the gate of the source follower when the output voltage decreases from the first voltage level to the second voltage level; and

a second discharge circuit discharging the gate of the source follower more gradually than the first discharge circuit does according to the turn-off signal when the output voltage decreases from the first voltage level to the second voltage level.

2. An output circuit according to claim 1 , wherein the first discharge circuit is constituted by a bootstrap circuit which starts discharge of the gate of the source follower earlier than the second discharge circuit does.

3. An output circuit according to claim 1 , wherein the first and second discharge circuits are connected between the gate and the source of the source follower.

4. An output circuit according to claim 2 , wherein the first and second discharge circuits are connected between the gate and the source of the source follower.

5. An output circuit according to claim 1 , wherein the second discharge circuit comprises a current limiter which limits a current when discharging the gate of the source follower.

6. An output circuit according to claim 2 , wherein the second discharge circuit comprises a current limiter which limits a current when discharging the gate of the source follower.

7. An output circuit according to claim 3 , wherein the second discharge circuit comprises a current limiter which limits a current when discharging the gate of the source follower.

8. An output circuit according to claim 1 , wherein the second discharge circuit comprises a depression n-channel MOS transistor which is turned on according to the turn-off signal.

9. An output circuit according to claim 2 , wherein the second discharge circuit comprises a depression n-channel MOS transistor which is turned on according to the turn-off signal.

10. An output circuit according to claim 3 , wherein the second discharge circuit comprises a depression n-channel MOS transistor which is turned on according to the turn-off signal.

11. An output circuit according to claim 5 , wherein the current limiter is constituted by a constant current device.

Assignments (2)
CHANGE OF NAME Recorded Nov 11, 2010
From: NEC ELECTRONICS CORPORATION
To: RENESAS ELECTRONICS CORPORATION
Reel/Frame 025346/0840 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 19, 2004
From: NAKAHARA, AKIHIRO; SOUMA, OSAMU
To: NEC ELECTRONICS CORPORATION
Reel/Frame 015914/0885 →