IP Library › Granted Patent US 7,232,698
Granted Patent B2
US 7,232,698 · App. 10/971,183 · Granted Jun 19, 2007

Method for fabricating CMOS image sensor protecting low temperature oxide delamination

Assignee: MagnaChip Semiconductor, Ltd.
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 7,232,698
App. No.
10/971,183
Granted
Jun 19, 2007
Kind
B2
Abstract

A method for fabricating a complementary metal oxide semiconductor image sensor is capable of protecting a low temperature oxide from delaminating a passivation layer. The method includes the steps of: forming a passivation layer on a pad metal; exposing a predetermined part of the pad metal by patterning the passivation layer using a first pad mask; forming an oxide layer on the exposed pad metal and the passivation layer formed around the pad open region; forming a color filter, a planarization layer and a microlens, sequentially; forming a low temperature oxide layer on the above structure to protect the microlens; and opening the pad metal by selectively etching the low temperature oxide layer and the oxide layer formed around the pad open region by a second pad mask.

Claims (18)

1. A method for fabricating an image sensor, comprising the steps of:

forming a passivation layer on a pad metal;

exposing a predetermined part of the pad metal by patterning the passivation layer using a first pad mask;

forming an oxide layer on the exposed pad metal and the passivation layer formed around the pad open region;

sequentially forming a color filter, a planarization layer and a microlens, and forming a low temperature oxide layer on the resulting structure to protect the microlens; and

partially etching the low temperature oxide layer and the oxide layer over the pad metal to expose a select part of the pad without exposing the patterned passivation layer.

2. The method of claim 1 , wherein the step of exposing the passivation layer by the first pad mask is performed so as to form holes encircling the exposed part of the pad metal.

3. The method of claim 1 , wherein the step of exposing the passivation layer by the first pad mask is performed so as to form a string encircling the exposed part of the pad metal.

4. The method of claim 1 , wherein an area of the second pad mask is smaller than that of the first pad mask.

5. A method for fabricating an image sensor, comprising the steps of:

forming a passivation layer over a pad metal;

depositing an oxide layer on the passivation layer;

exposing a predetermined part of the pad metal by patterning the passivation layer and the oxide layer using a first pad mask;

sequentially forming a color filter, a planarization layer, and a microlens and depositing a low temperature oxide layer on the above structure to protect the microlens; and

partially etching the low temperature oxide layer over the pad metal to expose a select part of the pad metal without exposing the patterned passivation layer.

6. The method of claim 5 , wherein the step of exposing the passivation layer by the first pad mask is performed to form holes encircling the exposed pad metal.

7. The method of claim 5 , wherein the step of exposing the passivation layer by the first pad mask is performed to form a string encircling the exposed pad metal.

8. The method of claim 5 , wherein an area of the pad metal exposed by the second pad mask is smaller than that exposed by the first pad mask.

Assignments (6)
CORRECTIVE ASSIGNMENT TO CORRECT THE TO REMOVE SERIAL NO. 11/971,183 PREVIOUSLY RECORDED ON REEL 022167 FRAME 0024. ASSIGNOR(S) HEREBY CONFIRMS THE CORRECTIVE ASSIGNMENT. Recorded Jan 26, 2012
From: KIM, EUN-JI
To: MAGNACHIP SEMICONDUCTOR, LTD.
Reel/Frame 027606/0428 →
MERGER Recorded Jul 22, 2011
From: CROSSTEK CAPITAL, LLC
To: INTELLECTUAL VENTURES II LLC
Reel/Frame 026637/0632 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 30, 2009
From: MAGNACHIP SEMICONDUCTOR, LTD.
To: CROSSTEK CAPITAL, LLC
Reel/Frame 022764/0270 →
CORRECTIVE ASSIGNMENT TO CORRECT THE SERIAL NUMBER AND COUNTRY OF RESIDENCE OF ASSIGNEE TO KOREA PREVIOUSLY RECORDED ON REEL 022167 FRAME 0024. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Feb 5, 2009
From: KIM, EUN-JI
To: MAGNACHIP SEMICONDUCTOR, LTD.
Reel/Frame 022209/0056 →
CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE NAME FROM MANGNACHIP SEMICONDUCTOR, LTD. TO MAGNACHIP SEMICONDUCTOR, LTD. PREVIOUSLY RECORDED ON REEL 015932 FRAME 0132. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 28, 2009
From: KIM, EUN-JI
To: MAGNACHIP SEMICONDUCTOR, LTD.
Reel/Frame 022167/0024 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 22, 2004
From: KIM, EUN-JI
To: MANGNACHIP SEMICONDUCTOR, LTD.
Reel/Frame 015932/0132 →
Priority Claims (1)
KR 10-2003-0074572 · Oct 24, 2003 · national
Continuity (1)
Related Publication 20050090035A1 · Apr 28, 2005